- 您现在的位置：买卖IC网 > PDF目录68816 > 7805ALPRPDB (MAXWELL TECHNOLOGIES) 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 PDF资料下载
参数资料
| 型号： | 7805ALPRPDB |
| 厂商： | MAXWELL TECHNOLOGIES |
| 元件分类： | ADC |
| 英文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| 封装： | RAD-PAK, DIP-28 |
| 文件页数： | 7/34页 |
| 文件大小： | 605K |
| 代理商： | 7805ALPRPDB |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Memory
PRELIMINARY
15
All data sheets are subject to change without notice
2001 Maxwell Technologies
All rights reserved.
16-Bit Latchup Protected ADC
7805ALP
12.19.01 Rev 6
1000583
7805ALP CONTROL REGISTERS
Access to the control registers of the 7805ALP is achieved by taking the mode pin to a logic low. The control register
of these DACs are configured as in Figures 11 and 12. There are two control registers associated with the part. Sys-
tem control register which looks after the input coding, data format, power down, system clear and system standby.
The channel control register contains bits that affect the operation of the selected DAC. The external address bits are
used to select the DACs. These registers are eight bits wide and the last two bits are control bits. The mode pin must
be low to have access to the control registers.
FIGURE 11. 7805ALP SYSTEM CONTROL REGISTER CONFIGURATION
FIGURE 12. 7805ALP CHANNEL CONTROL REGISTER CONFIGURATION
The external mode pin must be taken high to allow data to be written to the DAC data registers. Figure 13 shows the
bit allocations when 10-bit parallel operation is selected in the system control register.
FIGURE 13. 7805ALP MAIN DAC DATA REGISTER (TOP) AND SUB DAC DATA REGISTER (BOTTOM) CONFIGURATION
(MODE = 1, 10 /8 = 0)
Figure 14 shows the bit allocations when 8-bit parallel operation is selected in the system control register. DB9 to DB2
are retained as data bits. DB1 acts as a high byte or low byte enable. When DB1 is low, the eight MSBs of the data
word are loaded to the input register. When DB1 is high, the low byte consisting of the two LSBs are loaded to the
input register. DB0 is used to select either the Main or Sub DAC when in the byte mode.
相关PDF资料 |
PDF描述 |
|---|---|
| 7805ALPRPFS | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DFP28 |
| 7805ALPRPDS | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| 7805ALPRPFB | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DFP28 |
| 7846RPFE | PARALLEL, WORD INPUT LOADING, 16-BIT DAC, DFP28 |
| 7846RPFB | PARALLEL, WORD INPUT LOADING, 16-BIT DAC, DFP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 7805ALPRPDE | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPDH | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPDI | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPDK | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
| 7805ALPRPFE | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:16-Bit Latchup Protected ADC |
发布紧急采购，3分钟左右您将得到回复。