- 您现在的位置：买卖IC网 > PDF目录364573 > A29DL324SERIES 32M-Bit CMOS Low Voltage Dual Operation Flash Memory 4M-Byte by 8-Bit (Byte Mode) / 2M-Word by 16-Bit PDF资料下载
参数资料
| 型号： | A29DL324SERIES |
| 英文描述： | 32M-Bit CMOS Low Voltage Dual Operation Flash Memory 4M-Byte by 8-Bit (Byte Mode) / 2M-Word by 16-Bit |
| 中文描述： | 32兆位的CMOS低电压双操作闪存分字节由8位（字节模式）/ 200万词由16位 |
| 文件页数： | 21/46页 |
| 文件大小： | 467K |
| 代理商： | A29DL324SERIES |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
A29DL323 Series
PRELIMINARY (May, 2002, Version 0.0)
21
AMIC Technology, Inc.
Command Definitions
Writing Commands
All operations are executed by writing a command.
To write a command, the write cycle of a standard
microprocessor is used.
The operation of the device is controlled by writing a
command to a register. The command register is a function
that latches the address and data necessary for executing an
instruction and does not occupy the memory area.
If an illegal address or data is written or if an address or data
is written in the wrong sequence, the device is reset to the
read mode.
Table 8. shows the commands and command sequences.
Read / Reset Command
This command resets the device to the read mode.
The read mode is maintained until the contents of the
command register are changed.
Once the device is in the read mode, no command is
necessary for reading data. Data read can be performed
using the read cycle of a standard microprocessor.
The read mode is maintained until the contents of the
command register are changed.
Product ID
The manufacturer code and device code can be read without
inputting a high voltage to the address pin.
If a bank address is specified in the third bus cycle and a read
operation is started from address xx00H in the fourth bus
cycle, manufacturer code 10H is output. If address xx02H
(BYTE mode) or xx01H (WORD mode) is read, the device
code is output. If a read operation is executed from an
address in the bank not specified in the third bus cycle, data
of the memory cell is output.
If a read operation is executed starting from address (BA)
02H (WORD mode) or (BA) 04H (BYTE mode), information
indicating which sector group is protected can be obtained. If
the sector group address is scanned with (A6, A1, A0) = (V
IL
,
V
IH
, V
IL
), "1" is output to I/O
0
to indicate that the sector group
is protected (for details refer to Sector Group Protection).
The product ID can be read only from the specified bank. To
read the manufacturer code, device code, and information on
protection of sector group from a bank not specified, write the
read / reset command, specify the bank address to be read,
and then write the product ID command again. To end the
product ID mode, writes the read / reset command. To write
the product ID command in the product ID mode, execute the
read / reset command once.
Program Command Sequence
This command is used to program data.
Program is performed in 1 byte or 1 word units. Program can
be performed regardless of the address sequence, even if the
sector limit is exceeded. However, "0" cannot be changed
back into "1" through the program operation. If overwriting "1"
to "0" is attempted, the program operation is interrupted and
"1" is output to I/O
5
, or successful program is indicated in data
polling, but actually the data is "0" as before.
Following write by command sequence, the pulse required for
program is automatically generated inside the device and
program verification is automatically performed, so that
control from external is not required.
During automatic program, any command other than the
program suspend is ignored. However, automatic program is
interrupted when hardware reset is performed. Since the
programmed data is not guaranteed in this case, reexecute
the program command following completion of reset.
Upon completion of automatic program, the device returns to
the read mode.
The operation status of automatic program can be determined
by using the hardware sequence flags (I/O
7
, I/O
6
, RY/
BY
pins).
See sections “I/O
7
(Data Polling)”, “I/O
6
(Toggle Bit)”, and
“RY/
BY
(Ready /
Busy
)”.
For the timing waveform and flow chart, refer to Timing
Waveform for Write Cycle (
WE
Controlled), Timing
Waveform for Write Cycle (
CE
Controlled) and Figure 3.
START
Write Program
Command
Sequence
Data Poll
from System
Last Address
Programming
Completed
No
Yes
Yes
Increment Address
Figure 3. Program Flow Chart
相关PDF资料 |
PDF描述 |
|---|---|
| A29L040SERIES | 512K X 8 Bit CMOS 3.0 Volt-only. Uniform Sector Flash Memory |
| A29L160SERIES | 2M X 8 Bit / 1M X 16 Bit CMOS 3.0 Volt-only. Boot Sector Flash Memory |
| A29L400SERIES | 512K X 8 Bit / 256K X 16 Bit CMOS 3.0 Volt-only. Boot Sector Flash Memory |
| A29L800SERIES | 1M X 8 Bit / 512K X 16 Bit CMOS 3.0 Volt-only. Boot Sector Flash Memory |
| A31-1 | 10 TO 2000 MHz CECASCADABLE AMPLIFIER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A29DL324TG-120 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:32 Megabit (4M x 8-Bit/2M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
| A29DL324TG-70 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:32 Megabit (4M x 8-Bit/2M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
| A29DL324TG-80 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:32 Megabit (4M x 8-Bit/2M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
| A29DL324TG-90 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:32 Megabit (4M x 8-Bit/2M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
| A29DL324TV-120 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:32 Megabit (4M x 8-Bit/2M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory |
发布紧急采购，3分钟左右您将得到回复。