参数资料
| 型号： | AD5422BREZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/44页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT 1CH 24TSSOP |
| 产品培训模块： | Power Line Monitoring Data Converter Fundamentals DAC Architectures |
| 设计资源： | 16-Bit Fully Isolated Output Module Using AD5422 and ADuM1401 (CN0065) Simplified 16-Bit Voltage Output and 4 mA-to-20 mA Output Solution Using AD5422 (CN0077) |
| 标准包装： | 62 |
| 设置时间： | 25µs |
| 位数： | 16 |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 转换器数目： | 1 |
| 电压电源： | 模拟和数字，双 ± |
| 功率耗散（最大）： | 950mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm）裸露焊盘 |
| 供应商设备封装： | 24-TSSOP 裸露焊盘 |
| 包装： | 管件 |
| 输出数目和类型： | 1 电流，单极；1 电流，双极；1 电压，单极；1 电压，双极 |
| 采样率（每秒）： | 40k |
| 产品目录页面： | 782 (CN2011-ZH PDF) |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD5412/AD5422
Data Sheet
Rev. I | Page 12 of 44
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
12
11
DVCC
FAULT
GND
LATCH
CLEAR
CLEAR SELECT
AVSS
SCLK
SDIN
GND
SDO
20
21
22
23
24
19
18
17
16
15
14
13
–VSENSE
+VSENSE
VOUT
NC
NOTES
1. NC = NO CONNECT
2. THE PADDLE CAN BE CONNECTED TO 0V IF THE OUTPUT VOLTAGE RANGE
IS UNIPOLAR. THE PADDLE CAN BE LEFT ELECTRICALLY UNCONNECTED
PROVIDED THAT A SUPPLY CONNECTION IS MADE AT THE AVSS PIN. IT IS
RECOMMENDED THAT THE PADDLE BE THERMALLY CONNECTED TO A
COPPER PLANE FOR ENHANCED THERMAL PERFORMANCE.
IOUT
BOOST
CCOMP
DVCC SELECT
RSET
REFOUT
REFIN
AVDD
AD5412/
AD5422
TOP VIEW
(Not to Scale)
06996-
005
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PADDLE CAN BE CONNECTED TO 0V IF THE OUTPUT
VOLTAGE RANGE IS UNIPOLAR. THE EXPOSED PADDLE CAN BE LEFT
ELECTRICALLY UNCONNECTED PROVIDED THAT A SUPPLY CONNECTION
IS MADE AT THE AVSS PIN. IT IS RECOMMENDED THAT THE PADDLE BE
THERMALLY CONNECTED TO A COPPER PLANE FOR ENHANCED
THERMAL PERFORMANCE.
PIN 1
INDICATOR
1
NC
2
FAULT
3
GND
4
CLEAR SELECT
5
CLEAR
6
LATCH
7
SCLK
8
SDIN
9
SDO
10
NC
23 DVCC SELECT
24 CCOMP
25 NC
26 IOUT
27 BOOST
28 CAP1
29 CAP2
30 NC
22 NC
21 NC
1
NC
12
G
ND
13
G
ND
15
G
ND
17
RE
F
O
UT
16
R
SET
18
R
E
FIN
19
NC
20
NC
14
A
V
SS
33
+V
SEN
SE
34
–V
SEN
SE
35
NC
36
A
V
DD
37
A
V
SS
38
NC
39
DV
CC
40
NC
32
V
O
UT
31
NC
TOP VIEW
(Not to Scale)
AD5412/AD5422
06996-
006
Figure 5. TSSOP Pin Configuration
Figure 6. LFCSP Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
TSSOP
LFCSP
1
14, 37
AVSS
Negative Analog Supply Pin. Voltage ranges from –3 V to –24 V. This pin can be
connected to 0 V if the output voltage range is unipolar.
2
39
DVCC
Digital Supply Pin. Voltage ranges from 2.7 V to 5.5 V.
This pin can also be configured as a 4.5 V LDO output by leaving the DVCC SELECT pin floating.
3
2
FAULT
Fault Alert. This pin is asserted low when an open circuit is detected in current mode or
an overtemperature is detected. Open drain output must be connected to a pull-up resistor.
4, 12
3, 15
GND
These pins must be connected to 0 V.
18
1, 10, 11, 19, 20,
21, 22, 25, 30,
31, 35, 38, 40
NC
No Connection. Do not connect to these pins.
5
4
CLEAR
SELECT
Selects the voltage output clear value, either zero-scale or midscale code (see Table 21).
6
5
CLEAR
Active High Input. Asserting this pin sets the current output to the bottom of the selected
range or sets the voltage output to the user selected value (zero-scale or midscale).
7
6
LATCH
Positive Edge Sensitive Latch. A rising LATCH edge parallel loads the input shift register
data into the DAC register, also updating the output.
8
7
SCLK
Serial Clock Input. Data is clocked into the shift register on the rising edge of SCLK. This
operates at clock speeds of up to 30 MHz.
9
8
SDIN
Serial Data Input. Data must be valid on the rising edge of SCLK.
10
9
SDO
Serial Data Output. Used to clock data from the serial register in daisy-chain or readback
mode. Data is valid on the rising edge of SCLK (see Figure 3 and Figure 4).
11
12, 13
GND
Ground Reference Pin.
13
16
RSET
An external, precision, low drift 15 k current setting resistor can be connected to this
section.
14
17
REFOUT
Internal Reference Voltage Output. REFOUT = 5 V ± 5 mV.
15
18
REFIN
External Reference Voltage Input. Reference input range is 4 V to 5 V. REFIN = 5 V for a
specified performance.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-BTT-MY-F4 | CONVERTER MOD DC/DC 6.5V 50W |
| VE-J4D-MZ-F2 | CONVERTER MOD DC/DC 85V 25W |
| VE-B4Z-MU-F1 | CONVERTER MOD DC/DC 2V 80W |
| VI-BTT-MY-F3 | CONVERTER MOD DC/DC 6.5V 50W |
| LTC1454IS#PBF | IC D/A CONV 12BIT R-R DUAL16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5422BREZ-REEL | 功能描述:IC DAC 16BIT 1CH SRL INP 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| AD5424 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5424_1 | 制造商:AD 制造商全称:Analog Devices 功能描述:8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface |
| AD5424BRU | 制造商:Analog Devices 功能描述:DAC SGL R-2R 8BIT 16TSSOP - Bulk |
| AD5424YCP | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 8-bit 20-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8-BIT IOUT DAC PARELLED INT/FACE I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。