- 您现在的位置：买卖IC网 > PDF目录1980 > AD73322LARUZ-REEL (Analog Devices Inc)IC PROCESSOR FRONTEND DL 28TSSOP PDF资料下载
参数资料
| 型号： | AD73322LARUZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 3/43页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR FRONTEND DL 28TSSOP |
| 标准包装： | 2,500 |
| 位数： | 16 |
| 通道数： | 4 |
| 功率（瓦特）： | 73mW |
| 电压 - 电源，模拟： | 2.7 V ~ 5.5 V |
| 电压 - 电源，数字： | 2.7 V ~ 5.5 V |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
AD73322
–11–
REV. B
PIN FUNCTION DESCRIPTIONS
Mnemonic
Function
VINP1
Analog Input to the inverting input amplifier on Channel 1’s positive input.
VFBP1
Feedback Connection from the output of the inverting amplifier on Channel 1’s positive input. When the input
amplifiers are bypassed, this pin allows direct access to the positive input of Channel 1’s sigma-delta modulator.
VINN1
Analog Input to the inverting input amplifier on Channel 1’s negative input.
VFBN1
Feedback connection from the output of the inverting amplifier on Channel 1’s negative input. When the input
amplifiers are bypassed, this pin allows direct access to the negative input of Channel 1’s sigma-delta modulator.
REFOUT
Buffered Reference Output, which has a nominal value of 1.2 V or 2.4 V, the value being dependent on the status
of Bit 5VEN (CRC:7). As the reference is common to the two codec units, the reference value is set by the wired
OR of the CRC:7 bits in Control Register C of each channel.
REFCAP
A bypass capacitor to AGND2 of 0.1
F is required for the on-chip reference. The capacitor should be fixed to this
pin.
AVDD2
Analog Power Supply Connection.
AGND2
Analog Ground/Substrate Connection2.
DGND
Digital Ground/Substrate Connection.
DVDD
Digital Power Supply Connection.
RESET
Active Low Reset Signal. This input resets the entire chip, resetting the control registers and clearing the digital
circuitry.
SCLK
Serial Clock Output whose rate determines the serial transfer rate to/from the codec. It is used to clock data or
control information to and from the serial port (SPORT). The frequency of SCLK is equal to the frequency of the
master clock (MCLK) divided by an integer number—this integer number being the product of the external mas-
ter clock rate divider and the serial clock rate divider.
MCLK
Master Clock Input. MCLK is driven from an external clock signal.
SDO
Serial Data Output. Both data and control information may be output on this pin and are clocked on the positive
edge of SCLK. SDO is in three-state when no information is being transmitted and when SE is low.
SDOFS
Framing Signal Output for SDO Serial Transfers. The frame sync is one bit wide and is active one SCLK period
before the first bit (MSB) of each output word. SDOFS is referenced to the positive edge of SCLK. SDOFS is in
three-state when SE is low.
SDIFS
Framing Signal Input for SDI Serial Transfers. The frame sync is one bit wide and is valid one SCLK period be-
fore the first bit (MSB) of each input word. SDIFS is sampled on the negative edge of SCLK and is ignored when
SE is low.
SDI
Serial Data Input. Both data and control information may be input on this pin and are clocked on the negative
edge of SCLK. SDI is ignored when SE is low.
SE
SPORT Enable. Asynchronous input enable pin for the SPORT. When SE is set low by the DSP, the output pins
of the SPORT are three-stated and the input pins are ignored. SCLK is also disabled internally in order to decrease
power dissipation. When SE is brought high, the control and data registers of the SPORT are at their original
values (before SE was brought low); however, the timing counters and other internal registers are at their reset
values.
AGND1
Analog Ground/Substrate Connection.
AVDD1
Analog Power Supply Connection.
VOUTP2
Analog Output from the Positive Terminal of Output Channel 2.
VOUTN2
Analog Output from the Negative Terminal of Output Channel 2.
VOUTP1
Analog Output from the Positive Terminal of Output Channel 1.
VOUTN1
Analog Output from the Negative Terminal of Output Channel 1.
VINP2
Analog Input to the inverting input amplifier on Channel 2’s positive input.
VFBP2
Feedback connection from the output of the inverting amplifier on Channel 2’s positive input. When the input
amplifiers are bypassed, this pin allows direct access to the positive input of Channel 2’s sigma-delta modulator.
VINN2
Analog Input to the inverting input amplifier on Channel 2’s negative input.
VFBN2
Feedback connection from the output of the inverting amplifier on Channel 2’s negative input. When the input
amplifiers are bypassed, this pin allows direct access to the negative input of Channel 2’s sigma-delta modulator.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73322LYRZ | IC ANALOG FRONT END DUAL 28-SOIC |
| AD73360ARZ | IC PROCESSOR FRONTEND 6CH 28SOIC |
| AD7352YRUZ-500RL7 | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| AD7356YRUZ-500RL7 | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| AD7357YRUZ | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73322LARZ | 功能描述:IC ANALOG FRONT END DUAL 28-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73322LARZ-REEL | 制造商:Analog Devices 功能描述:DUAL-CHANNEL, 3 V FRONT-END PROCESSOR FOR GENERAL PURPOSE - Tape and Reel |
| AD73322LAST | 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD73322LAST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel |
| AD73322LASTZ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
发布紧急采购，3分钟左右您将得到回复。