- 您现在的位置：买卖IC网 > PDF目录373897 > AD73460 (Analog Devices, Inc.) Six-Input Channel Analog Front End PDF资料下载
参数资料
| 型号： | AD73460 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | Six-Input Channel Analog Front End |
| 中文描述： | 六输入通道模拟前端 |
| 文件页数： | 4/32页 |
| 文件大小： | 290K |
| 代理商： | AD73460 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
REV. 0
–4–
AD73460
–
SPECIFICATIONS
Min
AD73460B
Parameter
Typ
Max
Unit
Test Conditions/Comments
LOGIC INPUTS
V
INH
, Input High Voltage
V
INL
, Input Low Voltage
I
IH
, Input Current
C
IN
, Input Capacitance
LOGIC OUTPUTS
V
OH
, Output High Voltage
V
OL
, Output Low Voltage
Three-State Leakage Current
POWER SUPPLIES
AVDD1, AVDD2
DVDD
I
DD8
V
DD
–
0.8
0
V
DD
0.8
10
10
V
V
μ
A
pF
V
DD
–
0.4
0
–
10
V
DD
0.4
+10
V
V
μ
A
|IOUT|
≤
100
μ
A
|IOUT|
≤
100
μ
A
3.0
3.0
3.6
3.6
V
V
See Table I
NOTES
1
Operating temperature range is as follows:
–
20
°
C to +85
°
C. Therefore, T
MIN
=
–
20
°
C and T
MAX
= +85
°
C.
2
Test conditions: Input PGA set for 0 dB gain (unless otherwise noted).
3
At input to sigma-delta modulator of ADC.
4
Guaranteed by design.
5
Overall group delay will be affected by the sample rate and the external digital filtering.
6
The ADC
’
s input impedance is inversely proportional to DMCLK and is approximated by: (4
×
10
11
)/DMCLK.
7
Frequency response of ADC measured with input at audio reference level (the input level that produces an output level of
–
10 dBm0), with 38 dB preamplifier
bypassed and input gain of 0 dB.
8
Test Conditions: no load on digital inputs, analog inputs ac coupled to ground.
Specifications subject to change without notice.
Table I. AFE Section Current Summary (AVDD = DVDD = 3.3 V)
Total
Current
(Max)
MCLK
ON
Conditions
SE
Comments
REFCAP Only On
REFCAP and
REFOUT Only On
All Sections On
All Sections Off
All Sections Off
1.0
0
No
REFOUT Disabled
4.5
26.5
1.5
0.1
0
1
0
0
No
Yes
Yes
No
REFOUT Enabled
MCLK Active Levels Equal to 0 V and DVDD
Digital Inputs Static and Equal to 0 V or DVDD
The above values are in mA. MCLK = 16.384 MHz; SCLK = 16.384 MHz.
(AVDD = 3.0 V to 3.6 V; DVDD = 3.0 V to 3.6 V; DGND = AGND = 0 V,
f
MCLK
= 16.384 MHz, f
SAMP
= 64 kHz; T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
相关PDF资料 |
PDF描述 |
|---|---|
| AD73460BB-40 | Six-Input Channel Analog Front End |
| AD7346B | 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End |
| AD5011 | M5100-033-0008 |
| AD5011B | 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End |
| AD73522 | Dual Analog Front End with Flash based DSP Microcomputer(带闪速DSP微计算机的双模拟前端) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73460BB-40 | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 119-Pin BGA 制造商:Rochester Electronics LLC 功能描述:6-CHADC WITH DSP I.C. - Bulk |
| AD73460BB-80 | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 119-Pin BGA 制造商:Rochester Electronics LLC 功能描述:6-CHADC WITH DSP I.C. - Bulk |
| AD7346ASTZ | 制造商:Analog Devices 功能描述: |
| AD7346ASTZ-RL | 功能描述:IC ANALOG FRONT END 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| AD7346B | 制造商:AD 制造商全称:Analog Devices 功能描述:2 Pair/1 Pair ETSI Compatible HDSL Analog Front End |
发布紧急采购，3分钟左右您将得到回复。