- 您现在的位置：买卖IC网 > PDF目录10182 > AD7851KRZ (Analog Devices Inc)IC ADC 14BIT SRL 333KSPS 24-SOIC PDF资料下载
参数资料
| 型号： | AD7851KRZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/36页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SRL 333KSPS 24-SOIC |
| 标准包装： | 31 |
| 位数： | 14 |
| 采样率（每秒）： | 333k |
| 数据接口： | 8051，QSPI?，串行，SPI? µP |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 管件 |
| 输入数目和类型： | 1 个伪差分，单极；1 个伪差分，双极 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD7851
–10–
REV. B
AD7851 ON-CHIP REGISTERS
The AD7851 powers up with a set of default conditions, and the user need not ever write to the device. In this case, the AD7851 will
operate as a read-only ADC. The AD7851 still retains the flexibility for performing a full power-down and a full self-calibration.
Note that the DIN pin should be tied to DGND for operating the AD7851 as a read-only ADC.
Extra features and flexibility, such as performing different power-down options, different types of calibrations, including system cali-
bration, and software conversion starts can be selected by writing to the part.
The AD7851 contains a control register, ADC output data register, status register, test register, and 10 calibration registers.
The control register is write-only, the ADC output data register and the status register are read-only, and the test and calibration
registers are both read/write registers. The test register is used for testing the part and should not be written to.
Addressing the On-Chip Registers
Writing
A write operation to the AD7851 consists of 16 bits. The two MSBs, ADDR0 and ADDR1, are decoded to determine which regis-
ter is addressed, and the subsequent 14 bits of data are written to the addressed register. It is not until all 16 bits are written that
the data is latched into the addressed register. Table I shows the decoding of the address bits, while Figure 4 shows the overall
write register hierarchy.
Table I. Write Register Addressing
ADDR1
ADDR0
Comment
00
This combination does not address any register so the subsequent 14 data bits are ignored.
01
This combination addresses the TEST REGISTER. The subsequent 14 data bits are written to the test register.
10
This combination addresses the CALIBRATION REGISTERS. The subsequent 14 data bits are written
to the selected calibration register.
11
This combination addresses the CONTROL REGISTER. The subsequent 14 data bits are written to the
control register.
Reading
To read from the various registers the user must first write to Bits 6 and 7 in the Control Register, RDSLT0 and RDSLT1. These
bits are decoded to determine which register is addressed during a read operation. Table II shows the decoding of the read address
bits while Figure 5 shows the overall read register hierarchy. The power-up status of these bits is 00 so that the default read will be
from the ADC output data register.
Once the read selection bits are set in the control register, all subsequent read operations that follow will be from the selected register
until the read selection bits are changed in the control register.
Table II. Read Register Addressing
RDSLT1
RDSLT0
Comment
00
All successive read operations will be from ADC OUTPUT DATA REGISTER. This is the power-up default
setting. There will always be two leading zeros when reading from the ADC output data register.
01All successive read operations will be from TEST REGISTER.
10All successive read operations will be from CALIBRATION REGISTERS.
11All successive read operations will be from STATUS REGISTER.
ADDR1, ADDR0
DECODE
TEST
REGISTER
CONTROL
REGISTER
GAIN (1)
OFFSET (1)
DAC (8)
GAIN (1)
OFFSET (1)
GAIN (1)
01
10
11
00
01
10
11
CALSLT1, CALSLT0
DECODE
CALIBRATION
REGISTERS
Figure 4. Write Register Hierarchy/Address Decoding
RDSLT1, RDSLT0
DECODE
TEST
REGISTER
CALIBRATION
REGISTERS
STATUS
REGISTER
GAIN (1)
OFFSET (1)
DAC (8)
GAIN (1)
OFFSET (1)
GAIN (1)
01
10
11
00
01
10
11
CALSLT1, CALSLT0
DECODE
ADC OUTPUT
DATA REGISTER
00
Figure 5. Read Register Hierarchy/Address Decoding
相关PDF资料 |
PDF描述 |
|---|---|
| VE-25F-CU-F2 | CONVERTER MOD DC/DC 72V 200W |
| VE-2TP-MY | CONVERTER MOD DC/DC 13.8V 50W |
| MS27497E20B41P | CONN RCPT 41POS WALL MNT W/PINS |
| VE-2TN-MY | CONVERTER MOD DC/DC 18.5V 50W |
| VE-25D-IW-S | CONVERTER MOD DC/DC 85V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7851KRZ3 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| AD7851KRZ-REEL | 功能描述:IC ADC 14BIT SRL 333KSPS 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7851KRZ-REEL3 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| AD7853 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853AN | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin PDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 24PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
发布紧急采购，3分钟左右您将得到回复。