参数资料
型号: AD9146BCPZRL
厂商: Analog Devices Inc
文件页数: 16/56页
文件大小: 0K
描述: IC DAC 16BIT SRL DUAL 48LFCSP
标准包装: 2,500
系列: TxDAC+®
设置时间: 20ns
位数: 16
数据接口: 串行
转换器数目: 2
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-WFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-WQ(7x7)
包装: 带卷 (TR)
输出数目和类型: 2 电流,单极
采样率(每秒): 1.23G
Data Sheet
AD9146
Rev. A | Page 23 of 56
Register
Name
Address
(Hex)
Bits
Name
Description
Default
Sync Control
0x10
7
Sync enable
1 = enable the synchronization logic.
0
6
Data/FIFO rate toggle
0 = operate the synchronization at the FIFO reset rate.
1
1 = operate the synchronization at the data rate.
3
Rising edge sync
0 = sync is initiated on the falling edge of the sync input.
1
1 = sync is initiated on the rising edge of the sync input.
[2:0]
Sync Averaging[2:0]
Sets the number of input samples that are averaged in
determining the sync phase.
000
000 = 1.
001 = 2.
010 = 4.
011 = 8.
100 = 16.
101 = 32.
110 = 64.
111 = 128.
0x11
[5:0]
Sync Phase Request[5:0]
This register sets the requested clock phase offset after sync.
The offset unit is in DACCLK cycles. This register enables
repositioning of the DAC output with respect to the sync
input. The offset can also be used to skew the DAC outputs
between the synchronized DACs.
000000
000000 = 0 DACCLK cycles.
000001 = 1 DACCLK cycle.
111111 = 63 DACCLK cycles.
Sync Status
0x12
7
Sync lost
1 = synchronization was attained but has been lost.
N/A
6
Sync locked
1 = synchronization has been attained.
N/A
0x13
[7:0]
Sync Phase Readback[7:0]
Indicates the averaged sync phase offset (6.2 format). If
this value differs from the Sync Phase Request[5:0] value
in Register 0x11, a sync timing error has occurred. For more
information, see the Sync Status Bits section.
N/A
00000000 = 0.0.
00000001 = 0.25.
11111110 = 63.50.
11111111 = 63.75.
Data
Receiver
Status
0x15
5
LVDS FRAME level high
One or both LVDS FRAME input signals have exceeded 1.7 V.
N/A
4
LVDS FRAME level low
One or both LVDS FRAME input signals have crossed
below 0.7 V.
N/A
3
LVDS DCI level high
One or both LVDS DCI input signals have exceeded 1.7 V.
N/A
2
LVDS DCI level low
One or both LVDS DCI input signals have crossed below 0.7 V.
N/A
1
LVDS data level high
One or more LVDS Dx input signals have exceeded 1.7 V.
N/A
0
LVDS data level low
One or more LVDS Dx input signals have crossed below 0.7 V.
N/A
DCI Delay
0x16
2
Delay bypass
0 = enable the on-chip DCI delay feature. Set the delay
using Bits[1:0].
0
1 = bypass the on-chip DCI delay feature.
[1:0]
DCI Delay[1:0]
These bits control the delay applied to the DCI signal. The DCI
delay affects the sampling interval of the DCI with respect
to the Dx inputs. See Table 14.
00 = 165 ps delay of DCI signal.
01 = 375 ps delay of DCI signal.
10 = 615 ps delay of DCI signal.
11 = 720 ps delay of DCI signal.
00
相关PDF资料
PDF描述
AD9267BCPZ IC MOD SIGMA-DELTA DUAL 64LFCSP
AD9272BSVZRL-80 IC ADC ASD OCTAL 80MSPS 100-TQFP
AD9273BBCZ-50 IC ADCASD OCTAL 25MSPS 144CSPBGA
AD9276BSVZ IC ADC 12BIT LNA/VGA/AAF 100TQFP
AD9277BSVZ IC ADC 14BIT LNA/VGA/AAF 100TQFP
相关代理商/技术参数
参数描述
AD9146-EBZ 制造商:Analog Devices 功能描述:16 BIT DUAL SIGNAL PROC DAC EB - Boxed Product (Development Kits)
AD9146-M5375-EBZ 功能描述:BOARD EVAL FOR AD9146 DAC RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:TxDAC+® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9148 制造商:AD 制造商全称:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter
AD9148ARUZ 制造商:Analog Devices 功能描述:- Rail/Tube
AD9148BBCZ 功能描述:IC DAC 16BIT QD 1GSPS 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC+® 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行,SPI? 转换器数目:1 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND