- 您现在的位置：买卖IC网 > PDF目录16854 > AD9517-3A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9517-3A PDF资料下载
参数资料
| 型号： | AD9517-3A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 37/80页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9517-3A |
| 设计资源： | AD9517 Eval Brd Schematics AD9517 Gerber Files AD9517-3 BOM |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9517-3A |
| 主要属性： | 2 输入，12 输出，2.0GHz VCO |
| 次要属性： | CMOS，LVPECL 和 LVDS 兼容 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
AD9517-3
Data Sheet
Rev. E | Page 42 of 80
To connect the LVPECL outputs directly to the internal VCO or
CLK, the VCO divider must be selected as the source to the
distribution section, even if no channel uses it.
Either the internal VCO or the CLK can be selected as the
source for the direct-to-output routing.
Table 31. Settings for Routing VCO Divider Input Directly
to LVPECL Outputs
Register Setting
Selection
0x1E1[1:0] = 00b
CLK is the source; VCO divider selected
0x1E1[1:0] = 10b
VCO is the source; VCO divider selected
0x192[1] = 1b
Direct to OUT0 and OUT1 outputs
0x198[1] = 1b
Direct to OUT2 and OUT3 outputs
Clock Frequency Division
The total frequency division is a combination of the VCO
divider (when used) and the channel divider. When the VCO
divider is used, the total division from the VCO or CLK to the
output is the product of the VCO divider (2, 3, 4, 5, and 6) and
the division of the channel divider. Table 32 and Table 33
indicate how the frequency division for a channel is set. For the
LVPECL outputs, there is only one divider per channel. For the
LVDS/ CMOS outputs, there are two dividers (X.1, X.2)
cascaded per channel.
Table 32. Frequency Division for Divider 0 and Divider 1
CLK
or VCO
Selected
VCO
Divider
Channel
Divider
Direct to
Output
Frequency
Division
CLK/VCO
2 to 6
1 (bypassed)
Yes
1
CLK/VCO
2 to 6
1 (bypassed)
No
(2 to 6) × (1)
CLK/VCO
2 to 6
2 to 32
No
(2 to 6) ×
(2 to 32)
CLK
Not used
1 (bypassed)
No
1
CLK
Not used
2 to 32
No
2 to 32
Table 33. Frequency Division for Divider 2 and Divider 3
CLK
or VCO
Selected
VCO
Divider
Channel Divider
Frequency
Division
X.1
X.2
CLK/VCO
2 to 6
1
(bypassed)
1
(bypassed)
(2 to 6) ×
(1) × (1)
CLK/VCO
2 to 6
2 to 32
1
(bypassed)
(2 to 6) ×
(2 to 32) × (1)
CLK/VCO
2 to 6
2 to 32
(2 to 6) ×
(2 to 32) ×
(2to 32)
CLK
Not used
1
CLK
Not used
2 to 32
1
(2 to 32) × (1)
CLK
Not used
2 to 32
2 to 32 ×
(2 to 32)
The channel dividers feeding the LVPECL output drivers
contain one 2-to-32 frequency divider. This divider provides for
division by 2 to 32. Division by 1 is accomplished by bypassing
the divider. The dividers also provide for a programmable duty
cycle, with optional duty-cycle correction when the divide ratio
is odd. A phase offset or delay in increments of the input clock
cycle is selectable. The channel dividers operate with a signal at
their inputs up to 1600 MHz. The features and settings of the
dividers are selected by programming the appropriate setup
and control registers (see Table 52 through Table 62).
VCO Divider
The VCO divider provides frequency division between the
internal VCO or the external CLK input and the clock
distribution channel dividers. The VCO divider can be set
to divide by 2, 3, 4, 5, or 6 (see Table 60, Register 0x1E0[2:0]).
Channel Dividers—LVPECL Outputs
Each pair of LVPECL outputs is driven by a channel divider.
There are two channel dividers (0, 1) driving four LVPECL
outputs (OUT0 to OUT3). Table 34 gives the register locations
used for setting the division and other functions of these
dividers. The division is set by the values of M and N. The
divider can be bypassed (equivalent to divide-by-1, divider circuit
is powered down) by setting the bypass bit. The duty-cycle
correction can be enabled or disabled according to the setting of
the DCCOFF bits.
Divider
Low Cycles
M
High Cycles
N
Bypass
DCCOFF
0
0x190[7:4]
0x190[3:0]
0x191[7]
0x192[0]
1
0x196[7:4]
0x196[3:0]
0x197[7]
0x198[0]
1
Note that the value stored in the register = # of cycles minus 1.
Channel Frequency Division (0, 1)
For each channel (where the channel number is x: 0, 1), the
frequency division, DX, is set by the values of M and N
(four bits each, representing Decimal 0 to Decimal 15), where
Number of Low Cycles = M + 1
Number of High Cycles = N + 1
The cycles are cycles of the clock signal currently routed to the
input of the channel dividers (VCO divider out or CLK).
When a divider is bypassed, DX = 1.
Otherwise, DX = (N + 1) + (M + 1) = N + M + 2. This allows
each channel divider to divide by any integer from 2 to 32.
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1191-2ARMZ-R7 | IC PWR MONITOR DGTL ALERT 10MSOP |
| ADCLK954/PCBZ | KIT EVAL CLK BUFF ADCLK954 |
| RNF-100-MINI-SPL-3/32-BK | HEATSHRINK RNF-100 3/32"X65'BLK |
| AD9522-0/PCBZ | BOARD EVAL FOR AD9522-0 CLK GEN |
| EBM22DCMT-S288 | CONN EDGECARD 44POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9517-3BCPZ | 制造商:Analog Devices 功能描述: |
| AD9517-3BCPZ-REEL7 | 制造商:Analog Devices 功能描述: |
| AD9517-3BCPZ-TR | 制造商:Analog Devices 功能描述:12-OUTPUT CLOCK GENERATOR WITH INTEGRATED 2.0 GHZ VCO - Tape and Reel |
| AD9517-4 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Output Clock Generator with Integrated 1.6 GHz VCO |
| AD9517-4A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9517-4A RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。