参数资料
型号: AD9517-3A/PCBZ
厂商: Analog Devices Inc
文件页数: 58/80页
文件大小: 0K
描述: BOARD EVALUATION FOR AD9517-3A
设计资源: AD9517 Eval Brd Schematics
AD9517 Gerber Files
AD9517-3 BOM
标准包装: 1
主要目的: 计时,时钟发生器
嵌入式:
已用 IC / 零件: AD9517-3A
主要属性: 2 输入,12 输出,2.0GHz VCO
次要属性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
Data Sheet
AD9517-3
Rev. E | Page 61 of 80
Reg.
Addr.
(Hex)
Bits
Name
Description
0x016
[2:0]
Prescaler P
Prescaler: DM = dual modulus and FD = fixed divide.
2
1
0
Mode
Prescaler
0
FD
Divide-by-1.
0
1
FD
Divide-by-2.
0
1
0
DM
Divide-by-2 (2/3 mode).
0
1
DM
Divide-by-4 (4/5 mode).
1
0
DM
Divide-by-8 (8/9 mode).
1
0
1
DM
Divide-by-16 (16/17 mode).
1
0
DM
Divide-by-32 (32/33 mode) (default).
1
FD
Divide-by-3.
0x017
[7:2]
STATUS pin
Selects the signal that is connected to the STATUS pin.
control
7
6
5
4
3
2
Level or
Dynamic
Signal
Signal at STATUS Pin
0
LVL
Ground (dc) (default).
0
1
DYN
N divider output (after the delay).
0
1
0
DYN
R divider output (after the delay).
0
1
DYN
A divider output.
0
1
0
DYN
Prescaler output.
0
1
0
1
DYN
PFD up pulse.
0
1
0
DYN
PFD down pulse.
0
X
LVL
Ground (dc); for all other cases of 0XXXXXb not specified above.
The selections that follow are the same as REFMON.
1
0
LVL
Ground (dc).
1
0
1
DYN
REF1 clock (differential reference when in differential mode).
1
0
1
0
DYN
REF2 clock (not available in differential mode).
1
0
1
DYN
Selected reference to PLL (differential reference when in differential mode).
1
0
1
0
DYN
Unselected reference to PLL (not available in differential mode).
1
0
1
0
1
LVL
Status of selected reference (status of differential reference); active
high.
1
0
1
0
LVL
Status of unselected reference (not available in differential mode);
active high.
1
0
1
LVL
Status REF1 frequency (active high).
1
0
1
0
LVL
Status REF2 frequency (active high).
1
0
1
0
1
LVL
(Status REF1 frequency) AND (status REF2 frequency).
1
0
1
0
1
0
LVL
(DLD) AND (status of selected reference) AND (status of VCO).
1
0
1
0
1
LVL
Status of VCO frequency (active high).
1
0
1
0
LVL
Selected reference (low = REF1, high = REF2).
1
0
1
0
1
LVL
Digital lock detect (DLD); active high.
1
0
1
0
LVL
Holdover active (active high).
1
0
1
LVL
LD pin comparator output (active high).
1
0
LVL
VS (PLL supply).
1
0
1
DYN
REF1 clock (differential reference when in differential mode).
1
0
1
0
DYN
REF2 clock (not available in differential mode).
1
0
1
DYN
Selected reference to PLL (differential reference when in differential mode).
1
0
1
0
DYN
Unselected reference to PLL (not available when in differential mode).
1
0
1
0
1
LVL
Status of selected reference (status of differential reference); active low.
1
0
1
0
LVL
Status of unselected reference (not available in differential mode); active low.
1
0
1
LVL
Status of REF1 frequency (active low).
1
0
LVL
Status of REF2 frequency (active low).
1
0
1
LVL
(Status of REF1 frequency) AND (status of REF2 frequency).
1
0
1
0
LVL
(DLD) AND (status of selected reference) AND (status of VCO).
1
0
1
LVL
Status of VCO frequency (active low).
1
0
LVL
Selected reference (low = REF2, high = REF1).
1
0
1
LVL
Digital lock detect (DLD) (active low).
1
0
LVL
Holdover active (active low).
1
LVL
LD pin comparator output (active low).
相关PDF资料
PDF描述
ADM1191-2ARMZ-R7 IC PWR MONITOR DGTL ALERT 10MSOP
ADCLK954/PCBZ KIT EVAL CLK BUFF ADCLK954
RNF-100-MINI-SPL-3/32-BK HEATSHRINK RNF-100 3/32"X65'BLK
AD9522-0/PCBZ BOARD EVAL FOR AD9522-0 CLK GEN
EBM22DCMT-S288 CONN EDGECARD 44POS .156 EXTEND
相关代理商/技术参数
参数描述
AD9517-3BCPZ 制造商:Analog Devices 功能描述:
AD9517-3BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-3BCPZ-TR 制造商:Analog Devices 功能描述:12-OUTPUT CLOCK GENERATOR WITH INTEGRATED 2.0 GHZ VCO - Tape and Reel
AD9517-4 制造商:AD 制造商全称:Analog Devices 功能描述:12-Output Clock Generator with Integrated 1.6 GHz VCO
AD9517-4A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-4A RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081