- 您现在的位置：买卖IC网 > PDF目录16848 > AD9524/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9524 PDF资料下载
参数资料
| 型号： | AD9524/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/56页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9524 |
| 设计资源： | AD9524 Schematic AD9524 BOM AD9524 Gerber Files |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9524 |
| 主要属性： | USB 供电或外部电源 |
| 次要属性： | 状态 LED |
| 已供物品： | 板 |
| 配用： | AD9524BCPZ-ND - IC INTEGER-N CLCK GEN 48LFCSP |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
Data Sheet
AD9524
Rev. E | Page 13 of 56
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
2
4
2
3
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
4
5
4
6
4
7
4
8
4
3
4
2
4
1
4
0
3
9
3
8
3
7
TOP VIEW
(Not to Scale)
AD9524
25
26
27
28
29
30
31
32
33
34
35
36
8
9
10
11
12
0
908
1-
0
02
REFA
REFB
LF1_EXT_CAP
OSC_CTRL
OSC_IN
LF2_EXT_CAP
LDO_PLL2
VDD3_PLL2
LDO_VCO
SYN
C
V
DD3
_RE
F
CS
SC
L
K
/SC
L
S
D
IO
/S
D
A
SD
O
OU
T
5
OU
T
5
V
DD3
_O
UT
[4
:5
]
OU
T
4
OU
T
4
V
D
1
.8
_
O
U
T
[4
:5
]
VDD1.8_OUT[2:3]
OUT2
VDD3_OUT[2:3]
OUT3
EEPROM_SEL
PD
RESET
REF_TEST
P
L
1_O
UT
LD
O_
P
L
1
V
DD3
_P
L
1
RE
F
_
S
E
L
ZD
_
IN
ZD
_
IN
V
DD1
.8
_
O
UT
[0
:1
]
OU
T0
OU
T0
V
DD3
_O
UT
[0
:1
]
OU
T1
OU
T1
STATUS0/SP0
STATUS1/SP1
NOTES
1. PINS LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THESE PINS TO GROUND.
AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
ON EXISTING PCB DESIGNS, IT ISACCEPTABLE TO LEAVE PIN 42 CONNECTED TO 1.8V SUPPLY.
2. THE EXPOSED PADDLE IS THE GROUND CONNECTION ON THE CHIP. IT MUST BE
SOLDERED TO THE ANALOG GROUND OF THE PCB TO ENSURE PROPER FUNCTIONALITY
AND HEAT DISSIPATION, NOISE, AND MECHANICAL STRENGTH BENEFITS.
Figure 2. Pin Configuration
Table 19. Pin Function Descriptions
Pin
No.
Mnemonic
Type1
Description
1
REFA
I
Reference Clock Input A. Along with REFA, this pin is the differential input for the PLL reference.
Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
2
REFA
I
Complementary Reference Clock Input A. Along with REFA, this pin is the differential input for
the PLL reference. Alternatively, this pin can be programmed as a single-ended 3.3V CMOS input.
3
REFB
I
Reference Clock Input B. Along with REFB, this pin is the differential input for the PLL reference.
Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
4
REFB
I
Complementary Reference Clock Input B. Along with REFB, this pin is the differential input for
the PLL reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
5
LF1_EXT_CAP
O
PLL1 External Loop Filter Capacitor. Connect a loop filter capacitor to this pin and to ground.
6
OSC_CTRL
O
Oscillator Control Voltage. Connect this pinto the voltage control pin of the external oscillator.
7
OSC_IN
I
PLL1 Oscillator Input. Along with OSC_IN, this pin is the differential input for the PLL reference.
Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
8
OSC_IN
I
Complementary PLL1 Oscillator Input. Along with OSC_IN, this pin is the differential input for the
PLL reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
9
LF2_EXT_CAP
O
PLL2 External Loop Filter Capacitor Connection. Connect a capacitor to this pin and LDO_VCO.
10
LDO_PLL2
P/O
LDO Decoupling Pin for PLL2 1.8 V Internal Regulator. Connect a 0.47 μF decoupling capacitor
from this pin to ground. Note that for best performance, the LDO bypass capacitor must be
placed in close proximity to the device.
11
VDD3_PLL2
P
3.3 V Supply for PLL2.
12
LDO_VCO
P/O
2.5 V LDO Internal Regulator Decoupling Pin for VCO. Connect a 0.47 μF decoupling capacitor
from this pin to ground. Note that, for best performance, the LDO bypass capacitor must be
placed in close proximity to the device.
13
SYNC
I
Manual Synchronization. This pin initiates a manual synchronization and has an internal
40 kΩ pull-up resistor.
14
VDD3_REF
P
3.3 V Supply for Output Clock Drivers Reference.
15
CS
I
Serial Control Port Chip Select, Active Low. This pin has an internal 40 kΩ pull-up resistor.
16
SCLK/SCL
I
Serial Control Port Clock Signal for SPI Mode (SCLK) or I2C Mode (SCL). Data clock for serial programming.
相关PDF资料 |
PDF描述 |
|---|---|
| V150C12E150BF | CONVERTER MOD DC/DC 12V 150W |
| 0982660986 | CBL 27PS 0.5MM JMPR TYPE D 1.18" |
| H6MMH-3006G | DIP CABLE - HDM30H/AE30G/HDM30H |
| TCMD-25-T-02.00-01-N | CABLE ASSEM 2MM 50POS M-F 2" |
| GEC17DRXI-S734 | CONN EDGECARD 34POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9525 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
| AD9525/PCBZ | 功能描述:时钟和定时器开发工具 Evaluation kit 2950MHz VCO installed RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| AD9525/PCBZ-VCO | 功能描述:时钟和定时器开发工具 Evaluation kit CRO29508 VCO installed RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| AD9525BCPZ | 功能描述:时钟发生器及支持产品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| AD9525BCPZ-REEL7 | 功能描述:时钟发生器及支持产品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。