参数资料
| 型号： | AD9577BCPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/44页 |
| 文件大小： | 0K |
| 描述： | IC CLK GEN PLL DUAL 40LFCSP |
| 标准包装： | 2,500 |
| 系列： | PCI Express® (PCIe) |
| 类型： | 扇出缓冲器（分配），网络时钟发生器，多路复用器 |
| PLL： | 是 |
| 主要目的： | 以太网，PCI Express（PCIe），SONET/SDH |
| 输入： | 时钟，晶体 |
| 输出： | LVCMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:5 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 637.5MHz |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 40-LFCSP-WQ（6x6） |
| 包装： | 带卷 (TR) |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9577
Data Sheet
Rev. 0 | Page 10 of 44
Min
Typ
Max
Unit
Test Conditions/Comments2
CMOS INTEGRATED RANDOM PHASE JITTER
19.44 MHz crystal used, 50 Ω load
RMS Jitter (155.52 MHz Output)
470
700
fs rms
12 kHz to 20 MHz, integer-N operation,
Nb = 112, Vx = 2, Dx = 7
RMS Jitter (38.88 MHz Output)
430
650
fs rms
12 kHz to 5 MHz, integer-N operation,
Nb = 112, Vx = 2, Dx = 28
LVPECL PERIOD AND CYCLE-TO-CYCLE JITTER (100 MHz OUTPUT)
25 MHz crystal used, integer-N
operation, Nb = 96, Vx = 4, Dx = 6
Output Peak-to-Peak Period Jitter
13
ps p-p
10,000 cycles, average of 25 measurements
Output RMS Period Jitter
2
ps rms
10,000 cycles, average of 25 measurements
Output Peak-to-Peak, Cycle-to-Cycle Jitter
19
ps p-p
1,000 cycles, average of 25 measurements
Output RMS Cycle-to-Cycle Jitter
3
ps rms
1,000 cycles, average of 25 measurements
LVDS PERIOD AND CYCLE-TO-CYCLE JITTER (100 MHz OUTPUT)
25 MHz crystal used, integer-N
operation, Nb = 96, Vx = 4, Dx = 6
Output Peak-to-Peak Period Jitter
17
ps p-p
10,000 cycles, average of 25 measurements
Output RMS Period Jitter
2
ps rms
10,000 cycles, average of 25 measurements
Output Peak-to-Peak, Cycle-to-Cycle Jitter
26
ps p-p
1,000 cycles, average of 25 measurements
Output RMS Cycle-to-Cycle Jitter
4
ps rms
1,000 cycles, average of 25 measurements
CMOS PERIOD AND CYCLE-TO-CYCLE JITTER (100 MHz OUTPUT)
25 MHz crystal used, 50 Ω load, integer-N
operation, Nb = 96, Vx = 4, Dx = 6
Output Peak-to-Peak Period Jitter
25
ps p-p
10,000 cycles, average of 25 measurements
Output RMS Period Jitter
3
ps rms
10,000 cycles, average of 25 measurements
Output Peak-to-Peak, Cycle-to-Cycle
36
ps p-p
1,000 cycles, average of 25 measurements
Output RMS Cycle-to-Cycle Jitter
6
ps rms
1,000 cycles, average of 25 measurements
LVPECL PERIOD AND CYCLE-TO-CYCLE JITTER (100 MHz OUTPUT)
25 MHz crystal used, SSCG on, Nb = 100,
FRAC = 0, MOD = 1000, Vx = 5, Dx = 5,
CkDiv = 7, NumSteps = 59, FracStep = 8,
fOUT = 100 MHz with 0.5% downspread
at 30.2 kHz
Output Peak-to-Peak Period Jitter
60
ps p-p
10,000 cycles, average of 25 measurements
Output RMS Period Jitter
15
ps rms
10,000 cycles, average of 25 measurements
Output Peak-to-Peak, Cycle-to-Cycle Jitter
20
ps p-p
1,000 cycles, average of 25 measurements
Output RMS Cycle-to-Cycle Jitter
3
ps rms
1,000 cycles, average of 25 measurements
LVDS PERIOD AND CYCLE-TO-CYCLE JITTER (100 MHz OUTPUT)
25 MHz crystal used, SSCG on, Nb = 100,
FRAC = 0, MOD = 1000, Vx = 5, Dx = 5,
CkDiv = 7, NumSteps = 59, FracStep = 8,
fOUT = 100 MHz with 0.5% downspread
at 30.2 kHz
Output Peak-to-Peak Period Jitter
63
ps p-p
10,000 cycles, average of 25 measurements
Output RMS Period Jitter
15
ps rms
10,000 cycles, average of 25 measurements
Output Peak-to-Peak, Cycle-to-Cycle Jitter
25
ps p-p
1,000 cycles, average of 25 measurements
Output RMS Cycle-to-Cycle Jitter
4
ps rms
1,000 cycles, average of 25 measurements
CMOS PERIOD AND CYCLE-TO-CYCLE JITTER (100 MHz OUTPUT)
25 MHz crystal used, SSCG on, 50 Ω load,
Nb = 100, FRAC = 0, MOD = 1000, Vx = 5,
Dx = 5, CkDiv = 7, NumSteps = 59,
FracStep = 8, fOUT = 100 MHz with
0.5% downspread at 30.2 kHz
Output Peak-to-Peak Period Jitter
70
ps p-p
10,000 cycles, average of 25 measurements
Output RMS Period Jitter
15
ps rms
10,000 cycles, average of 25 measurements
Output Peak-to-Peak, Cycle-to-Cycle Jitter
36
ps p-p
1,000 cycles, average of 25 measurements
Output RMS Cycle-Cycle Jitter
6
ps rms
1,000 cycles, average of 25 measurements
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/24FG11PA | CONN RCPT 11POS JAM NUT W/PINS |
| VE-J5J-MW-B1 | CONVERTER MOD DC/DC 36V 100W |
| VE-J4D-MX-F4 | CONVERTER MOD DC/DC 85V 75W |
| LT8500IUHH#PBF | IC PWM GENERATOR 56-QFN |
| VE-J4F-MX-F3 | CONVERTER MOD DC/DC 72V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9577-EVALZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Clock Generator with Dual PLLs |
| AD9578BCPZ | 功能描述:IC PLL CLOCK GEN 20MHZ 48LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:* PLL:带旁路 输入:LVCMOS，LVDS，LVPECL，晶体 输出:HCSL，LVCMOS，LVDS，LVPECL 电路数:1 比率 - 输入:输出:2：5 差分 - 输入:输出:是/是 频率 - 最大值:919MHz 分频器/倍频器:是/无 电压 - 电源:2.375 V ~ 3.63 V 工作温度:-25°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘，CSP 供应商器件封装:48-LFCSP-VQ（7x7） 标准包装:1 |
| AD9578BCPZ-REEL7 | 功能描述:IC PLL CLOCK GEN 20MHZ 48LFCSP 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:有效 类型:* PLL:带旁路 输入:LVCMOS，LVDS，LVPECL，晶体 输出:HCSL，LVCMOS，LVDS，LVPECL 电路数:1 比率 - 输入:输出:2：5 差分 - 输入:输出:是/是 频率 - 最大值:919MHz 分频器/倍频器:是/无 电压 - 电源:2.375 V ~ 3.63 V 工作温度:-25°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘，CSP 供应商器件封装:48-LFCSP-VQ（7x7） 标准包装:1 |
| AD95S08KAC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|95A I(T) |
| AD95S08KAF | 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|95A I(T) |
发布紧急采购，3分钟左右您将得到回复。