参数资料
型号: AD9627ABCPZ-80
厂商: Analog Devices Inc
文件页数: 10/76页
文件大小: 0K
描述: IC ADC 12BIT 80MSPS 64LFCSP
标准包装: 1
位数: 12
采样率(每秒): 80M
数据接口: 串行,SPI?
转换器数目: 2
功率耗散(最大): 490mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 托盘
输入数目和类型: 4 个单端,单极;2 个差分,单极
AD9627
Rev. B | Page 18 of 76
0
65
71
-00
7
PIN 1
INDICATOR
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
D5
+
D6–
D6
+
DRG
ND
DRV
D
D7–
D7
+
DV
D
D8–
D8
+
D9–
D9
+
D10–
D10+
D11–
(
M
S
B
)
D11
+
(
M
S
B
)
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
DRG
ND
DNC
FD
3
+
FD
3
FD
2
+
FD
2
DV
DD
FD
1
+
FD
1
FD
0
+
FD
0
SYN
C
CS
B
CL
K
CL
K
+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
DRVDD
DNC
D0– (LSB)
D0+ (LSB)
D1–
D1+
D2–
D2+
DCO–
DCO+
D3–
D3+
D4–
D4+
D5–
SCLK/DFS
SDIO/DCS
AVDD
VIN+B
VIN–B
RBIAS
CML
SENSE
VREF
VIN–A
VIN+A
AVDD
SMI SDFS
SMI SCLK/PDWN
SMI SDO/OEB
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
AD9627
PARALLEL LVDS
TOP VIEW
(Not to Scale)
EXPOSED PADDLE, PIN 0
(BOTTOM OF PACKAGE)
NOTES
1. DNC = DO NOT CONNECT.
2. THE EXPOSED PAD MUST BE CONNECTED TO ANALOG GROUND.
Figure 7. LFCSP Interleaved Parallel LVDS Pin Configuration (Top View)
Table 12. Pin Function Descriptions (Interleaved Parallel LVDS Mode)
Pin No.
Mnemonic
Type
Description
ADC Power Supplies
20, 64
DRGND
Ground
Digital Output Ground.
1, 21
DRVDD
Supply
Digital Output Driver Supply (1.8 V to 3.3 V).
24, 57
DVDD
Supply
Digital Power Supply (1.8 V Nominal).
36, 45, 46
AVDD
Supply
Analog Power Supply (1.8 V Nominal).
0
AGND
Ground
Analog Ground. Pin 0 is the exposed thermal pad on the bottom of the package.
2, 3, 62,
63
DNC
Do Not Connect.
ADC Analog
37
VIN+A
Input
Differential Analog Input Pin (+) for Channel A.
38
VINA
Input
Differential Analog Input Pin () for Channel A.
44
VIN+B
Input
Differential Analog Input Pin (+) for Channel B.
43
VINB
Input
Differential Analog Input Pin () for Channel B.
39
VREF
Input/Output
Voltage Reference Input/Output.
40
SENSE
Input
Voltage Reference Mode Select. See Table 14 for details.
42
RBIAS
Input/Output
External Reference Bias Resistor.
41
CML
Output
Common-Mode Level Bias Output for Analog Inputs.
49
CLK+
Input
ADC Clock Input—True.
50
CLK
Input
ADC Clock Input—Complement.
ADC Fast Detect Outputs
54
FD0+
Output
Channel A/Channel B LVDS Fast Detect Indicator 0—True. See Table 17 for details.
53
FD0
Output
Channel A/Channel B LVDS Fast Detect Indicator 0—Complement. See Table 17 for details.
56
FD1+
Output
Channel A/Channel B LVDS Fast Detect Indicator 1—True. See Table 17 for details.
55
FD1
Output
Channel A/Channel B LVDS Fast Detect Indicator 1—Complement. See Table 17 for details.
59
FD2+
Output
Channel A/Channel B LVDS Fast Detect Indicator 2—True. See Table 17 for details.
58
FD2
Output
Channel A/Channel B LVDS Fast Detect Indicator 2—Complement. See Table 17 for details.
61
FD3+
Output
Channel A/Channel B LVDS Fast Detect Indicator 3—True. See Table 17 for details.
60
FD3
Output
Channel A/Channel B LVDS Fast Detect Indicator 3—Complement. See Table 17 for details.
Digital Input
52
SYNC
Input
Digital Synchronization Pin. Slave mode only.
相关PDF资料
PDF描述
VE-BNL-IV-F3 CONVERTER MOD DC/DC 28V 150W
IDT7205L12PDG IC FIFO 8192X9 12NS 28PDIP
VE-BNJ-IV-F3 CONVERTER MOD DC/DC 36V 150W
VE-BNJ-IV-F2 CONVERTER MOD DC/DC 36V 150W
VE-BNF-IV-F3 CONVERTER MOD DC/DC 72V 150W
相关代理商/技术参数
参数描述
AD9627BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP
AD9627BCPZ11-105 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9627BCPZ11-150 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9627BCPZ-125 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9627BCPZ-150 制造商:Analog Devices 功能描述:ADC Dual Pipelined 150Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:ADC Dual Pipelined 150Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP Tray