- 您现在的位置：买卖IC网 > PDF目录10069 > AD9627ABCPZ-80 (Analog Devices Inc)IC ADC 12BIT 80MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9627ABCPZ-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 48/76页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 80MSPS 64LFCSP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 80M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 490mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，单极；2 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9627
Rev. B | Page 52 of 76
DEFAULT OPERATION AND JUMPER SELECTION
SETTINGS
The following is a list of the default and optional settings or
modes allowed on the AD9627 evaluation board.
POWER
Connect the switching power supply that is provided in the
evaluation kit between a rated 100 V ac to 240 V ac wall outlet
at 47 Hz to 63 Hz and P500.
VIN
The evaluation board is set up for a double balun configuration
analog input with optimum 50 Ω impedance matching from
70 MHz to 200 MHz. For more bandwidth response, the differ-
ential capacitor across the analog inputs can be changed or
removed (see Table 13). The common mode of the analog inputs
is developed from the center tap of the transformer via the CML
pin of the ADC (see the Analog Input Considerations section).
VREF
VREF is set to 1.0 V by tying the SENSE pin to ground by adding
a jumper on Header J5 (Pin 1 to Pin 2). This causes the ADC to
operate in 2.0 V p-p full-scale range. To place the ADC in 1.0 V p-p
mode (VREF = 0.5 V), a jumper should be placed on Header J4.
A separate external reference option is also included on the evalua-
tion board. To use an external reference, connect J6 (Pin 1 to Pin 2)
and provide an external reference at TP5. Proper use of the VREF
options is detailed in the Voltage Reference section.
RBIAS
RBIAS requires a 10 kΩ resistor (R503) to ground and is used to
set the ADC core bias current.
CLOCK
The default clock input circuitry is derived from a simple balun-
coupled circuit using a high bandwidth 1:1 impedance ratio balun
(T5) that adds a very low amount of jitter to the clock path. The
clock input is 50 Ω terminated and ac-coupled to handle single-
ended sine wave inputs. The transformer converts the single-ended
input to a differential signal that is clipped before entering the
ADC clock inputs. When the AD9627 input clock divider is
utilized, clock frequencies up to 625 MHz can be input into the
evaluation board through Connector S5.
PDWN
To enable the power-down feature, connect J7, shorting the
PDWN pin to AVDD.
CSB
The CSB pin is internally pulled up, setting the chip into
external pin mode, to ignore the SDIO and SCLK information.
To connect the control of the CSB pin to the SPI circuitry on the
evaluation board, connect J21, Pin 1 to J21, Pin 2.
SCLK/DFS
If the SPI port is in external pin mode, the SCLK/DFS pin sets the
data format of the outputs. If the pin is left floating, the pin is inter-
nally pulled down, setting the default data format condition to
offset binary. Connecting J2, Pin 1 to J2, Pin 2 sets the format to
twos complement. If the SPI port is in serial pin mode, connecting
J2, Pin 2 to J2, Pin 3 connects the SCLK pin to the on-board SPI
circuitry (see the Serial Port Interface (SPI) section).
SDIO/DCS
If the SPI port is in external pin mode, the SDIO/DCS pin sets
the duty cycle stabilizer. If the pin is left floating, the pin is
internally pulled up, setting the default condition to DCS enabled.
To disable the DCS, connect J1, Pin 1 to J1, Pin 2. If the SPI port
is in serial pin mode, connecting J1, Pin 2 to J1, Pin 3 connects
the SDIO pin to the on-board SPI circuitry (see the Serial Port
Interface (SPI) section).
ALTERNATIVE CLOCK CONFIGURATIONS
Two alternate clocking options are provided on the AD9627
evaluation board. The first option is to use an on-board crystal
oscillator (Y1) to provide the clock input to the part. To enable
this crystal, Resistor R8 (0 Ω) and Resistor R85 (10 kΩ) should
be installed, and Resistor R82 and Resistor R30 should be removed.
A second clock option is to use a differential LVPECL clock to
drive the ADC input using the AD9516 (U2). When using this
drive option, the AD9516 charge pump filter components need
to be populated (see Figure 79). Consult the AD9516 data sheet
for more information.
To configure the clock input from S5 to drive the AD9516
reference input instead of directly driving the ADC, the
following components need to be added, removed, and/or
changed.
1.
Remove R32, R33, R99, and R101 in the default
clock path.
2.
Populate C78 and C79 with 0.001 μF capacitors and
R78 and R79 with 0 Ω resistors in the clock path.
In addition, unused AD9516 outputs (one LVDS and one LVPECL)
are routed to optional Connector S8 through Connector S11 on
the evaluation board.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BNL-IV-F3 | CONVERTER MOD DC/DC 28V 150W |
| IDT7205L12PDG | IC FIFO 8192X9 12NS 28PDIP |
| VE-BNJ-IV-F3 | CONVERTER MOD DC/DC 36V 150W |
| VE-BNJ-IV-F2 | CONVERTER MOD DC/DC 36V 150W |
| VE-BNF-IV-F3 | CONVERTER MOD DC/DC 72V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9627BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9627BCPZ11-105 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD9627BCPZ11-150 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD9627BCPZ-125 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD9627BCPZ-150 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 150Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:ADC Dual Pipelined 150Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP Tray |
发布紧急采购，3分钟左右您将得到回复。