- 您现在的位置：买卖IC网 > PDF目录10069 > AD9627ABCPZ-80 (Analog Devices Inc)IC ADC 12BIT 80MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9627ABCPZ-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 43/76页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 80MSPS 64LFCSP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 80M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 490mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，单极；2 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9627
Rev. B | Page 48 of 76
Increase Gain Dwell Time (Register 0x10A and
Register 0x10B)
Register 0x10A, Bits[7:0]—Increase Gain Dwell Time
[7:0]
Register 0x10B, Bits[7:0]—Increase Gain Dwell Time[15:8]
These registers are programmed with the dwell time in ADC
clock cycles for which the signal must be below the fine lower
threshold value before the increase gain output is asserted.
Signal Monitor DC Correction Control (Register 0x10C)
Bit 7—Reserved
Bit 6—DC Correction Freeze
When Bit 6 is set high, the dc correction is no longer updated
to the signal monitor block. It holds the last dc value it calculated.
Bits[5:2]—DC Correction Bandwidth
These bits set the averaging time of the power monitor dc
correction function. This 4-bit word sets the bandwidth of the
correction block according to the following equation:
2
_
14
CLK
k
f
BW
Corr
DC
where:
k is the 4 bit value programmed in Register 0x10C, Bits[5:2]
(values between 0 and 13 are valid for k; programming 14 or
15 provides the same result as programming 13).
fCLK is the AD9627 ADC sample rate in hertz (Hz).
Bit 1—DC Correction for Signal Path Enable
Setting Bit 1 high causes the output of the dc measurement
block to be summed with the data in the signal path to remove
the dc offset from the signal path.
Bit 0—DC Correction for Signal Monitor Enable
Bit 0 enables the dc correction function in the signal monitor block.
The dc correction is an averaging function that can be used by
the signal monitor to remove dc offset in the signal. Removing
this dc offset from the measurement allows a more accurate
reading.
Signal Monitor DC Value Channel A (Register 0x10D and
Register 0x10E)
Register 0x10D, Bits[7:0]—DC Value Channel A[7:0]
Register 0x10E, Bits[7:6]—Reserved
Register 0x10E, Bits[5:0]—DC Value Channel A[13:8]
These read-only registers hold the latest dc offset value computed
by the signal monitor for Channel A.
Signal Monitor DC Value Channel B (Register 0x10F and
Register 0x110)
Register 0x10F, Bits[7:0]—DC Value Channel B[7:0]
Register 0x110, Bits[7:6]—Reserved
Register 0x110, Bits[5:0]—DC Value Channel B[13:8]
These read-only registers hold the latest dc offset value computed
by the signal monitor for Channel B.
Signal Monitor SPORT Control (Register 0x111)
Bit 7—Reserved
Bit 6—RMS/MS Magnitude Output Enable
These bits enable the 20-bit rms or ms magnitude measurement
as output on the SPORT.
Bit 5—Peak Detector Output Enable
Bit 5 enables the 13-bit peak measurement as output on the
SPORT.
Bit 4—Threshold Crossing Output Enable
Bit 4 enables the 13-bit threshold measurement as output on
the SPORT.
Bits[3:2]—SPORT SMI SCLK Divide
The values of these bits set the SPORT SMI SCLK divide ratio
from the input clock. A value of 0x01 sets divide by 2 (default),
a value of 0x10 sets divide by 4, and a value of 0x11 sets divide by 8.
Bit 1— SPORT SMI SCLK Sleep
Setting Bit 1 high causes the SMI SCLK to remain low when the
signal monitor block has no data to transfer.
Bit 0—Signal Monitor SPORT Output Enable
When set, Bit 0 enables the SPORT output of the signal monitor
to begin shifting out the result data from the signal monitor block.
Signal Monitor Control (Register 0x112)
Bit 7—Complex Power Calculation Mode Enable
This mode assumes I data is present on one channel and Q data
is present on the alternate channel. The result reported is the
complex power, measured as
2
Q
I
Bits[6:4]—Reserved
Bit 3—Signal Monitor RMS/MS Select
Setting Bit 3 low selects rms power measurement mode. Setting
Bit 3 high selects ms power measurement mode.
Bits[2:1]—Signal Monitor Mode
Bit 2 and Bit 1 set the mode of the signal monitor for data output
to Register 0x116 through Register 0x11B. Setting Bit 2 and Bit 1
to 0x00 selects rms/ms magnitude output; setting these bits to
0x01 selects peak detector output; and setting these bits to 0x10
or 0x11 selects threshold crossing output.
Bit 0—Signal Monitor Enable
Setting Bit 0 high enables the signal monitor block.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BNL-IV-F3 | CONVERTER MOD DC/DC 28V 150W |
| IDT7205L12PDG | IC FIFO 8192X9 12NS 28PDIP |
| VE-BNJ-IV-F3 | CONVERTER MOD DC/DC 36V 150W |
| VE-BNJ-IV-F2 | CONVERTER MOD DC/DC 36V 150W |
| VE-BNF-IV-F3 | CONVERTER MOD DC/DC 72V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9627BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9627BCPZ11-105 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD9627BCPZ11-150 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD9627BCPZ-125 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD9627BCPZ-150 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 150Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:ADC Dual Pipelined 150Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP Tray |
发布紧急采购，3分钟左右您将得到回复。