参数资料
| 型号： | ADATE207BBPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/36页 |
| 文件大小： | 0K |
| 描述： | IC TIMING FORMATTER QUAD 256BGA |
| 标准包装： | 1 |
| 类型： | 四针定时格式器 |
| PLL： | 是 |
| 主要目的： | 自动测试设备 |
| 电路数： | 4 |
| 频率 - 最大： | 100MHz |
| 电源电压： | 2.375 V ~ 2.625 V |
| 工作温度： | -25°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA 裸露焊盘 |
| 供应商设备封装： | 256-BGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ADATE207
Rev. 0 | Page 18 of 36
CONTROL AND STATUS REGISTER INTERFACE
The ADATE207 uses a general-purpose, 16-bit bidirectional,
multiplexed address data bus for computer access of the control
and status registers of the part. All bus activity is registered at
the interface synchronous to the master clock (MCLK), which
is also used by the part for delay timing. Operations the bus
supports include random access reads and writes, as well as
the ability to access blocks of registers in burst.
A description of each register is contained in the Control and
Status Registers section of this document.
READ/WRITE FUNCTION
The control and status register (CSR) bus interface supports the
following functionalities:
The ability to enable groups of channels for write
operations, allowing simultaneous programming across all
the designated channels.
The ability to select any single channel, or group of
channels, to poll (read) status (where the return value is the
bitwise logical OR of the status returned from each of the
designated channels).
The ability to read or write in a single burst operation to a
sequential block of registers significantly reducing the time
required to program the internal memories.
In multiplexing the address and data on the bus, each operation
takes at least two cycles to complete. In all cases, read or write,
the first cycle provides the 16-bit address. This cycle is followed
by one or more data cycles. The quantity of data cycles is
dependent on the activity on the CS_AD and CS_RW_B lines,
which determine the type of operation to perform.
The 16-bit address provided in the first cycle is comprised of
two 5-bit address fields and an additional control field of 6-bits
as shown in Table 12. The control field extends the associated
5-bit register address in use by steering the address and data to
one or more banks of registers within the part.
Register address space consists of five identifiable banks or
groups of register implementations. These include one set of
registers for each of the four channels and a fifth or common
register space. Five bits of addressing are available to all five
address spaces. The bank of registers for each channel duplicates
the other in function and address, allowing a single write
operation to be steered to multiple channels for simultaneous
programming. The fifth bank of registers provides shared
functions, common to all four channels, whose address range is
mapped outside of the register address space used by the
individual channel functions.
All single register, random access operations are performed
with the burst bit of the control field disabled. For these types
of transactions, the 5-bit stop address field is ignored, and the
5-bit start address field is used as the register address of the
operation.
Table 12. Address Bus Decoding
Address Bits
Description
Bit 15
Burst Enable.
1 = initiate burst mode operation.
0 = enable normal read or write transactions.
Bit 14
Common Enable. When set to 1, enables reads or writes to the common registers. This enable is valid in
either normal or burst modes.
Bit 13
Channel 3 Enable. When set to 1, enables reads or writes to Channel 3. This enable is valid in either
normal or burst modes.
Bit 12
Channel 2 Enable. When set to 1, enables reads or writes to Channel 2. This enable is valid in either
normal or burst modes.
Bit 11
Channel 1 Enable. When set to 1, enables reads or writes to Channel 1. This enable is valid in either
normal or burst modes.
Bit 10
Channel 0 Enable. When set to 1, enables reads or writes to Channel 0. This enable is valid in either
normal or burst modes.
Bits[09:05]
Burst Stop Address. Used to set the last CSR address to read to, or write from, before looping back to the
burst start address. This address is only valid when burst enable is set to 1.
Bits[04: 00]
CSR Address (Burst Enable = 0). Used to set the CSR address for reading or writing.
Burst Start Address (Burst Enable = 1). Used to set the first CSR address to read to, or write from, when
bursting data. Burst writes or reads incrementally access successive registers up to, and including, the
burst stop address.
相关PDF资料 |
PDF描述 |
|---|---|
| ADC0804LCN | IC ADC 8-BIT 10KSPS 1LSB 20-DIP |
| ADC0820CCM+ | IC ADC 8-BIT HS 20-SOIC |
| ADF4001BRU | IC CLOCK GEN PLL 16-TSSOP |
| ADF4002BRUZ-RL7 | IC PLL FREQUENCY SYNTH 16-TSSOP |
| ADF4007BCPZ-RL7 | IC DIVIDER/PLL SYNTHESZR 20LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADATE209 | 制造商:AD 制造商全称:Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
| ADATE302-02 | 制造商:AD 制造商全称:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU |
| ADATE302-02BBCZ | 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。