参数资料
型号: ADATE207BBPZ
厂商: Analog Devices Inc
文件页数: 36/36页
文件大小: 0K
描述: IC TIMING FORMATTER QUAD 256BGA
标准包装: 1
类型: 四针定时格式器
PLL:
主要目的: 自动测试设备
电路数: 4
频率 - 最大: 100MHz
电源电压: 2.375 V ~ 2.625 V
工作温度: -25°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 256-LBGA 裸露焊盘
供应商设备封装: 256-BGA(27x27)
包装: 托盘
ADATE207
Rev. 0 | Page 9 of 36
Pin No.
Mnemonic
Input/Output1
Type
Description
G20
DR_EN_CH3_N
D, O
Differential
open-drain
Inverted DCL Drive Enable Signal for Channel 3.
L20
LJ_CLK_P
D, I
Differential
input
Noninverted Low Jitter Clock Input. This pin
can be multiplexed onto DR_DATA outputs
for Channel 2 and Channel 3.
K19
LJ_CLK_N
D, I
Differential
Input
Inverted Low Jitter Clock Input. This pin can
be multiplexed onto DR_DATA outputs for
Channel 2 and Channel 3.
M3
COMP_H_CH0_P
D, I
Differential
input
terminated
Noninverted DCL High Comparator Signal for
Channel 0. Differential signal is Logic 1 when
the DUT output is higher than VOH.
M2
COMP_H_CH0_N
D, I
Differential
input
terminated
Inverted DCL High Comparator Signal for
Channel 0.
J4
COMP_H_CH1_P
D, I
Differential
input
terminated
Noninverted DCL High Comparator Signal for
Channel 1. Differential signal is Logic 1 when
the DUT output is higher than VOH.
J3
COMP_H_CH1_N
D, I
Differential
input
terminated
Inverted DCL High Comparator Signal for
Channel 1.
M18
COMP_H_CH2_P
D, I
Differential
input
terminated
Noninverted DCL High Comparator Signal for
Channel 2. Differential signal is Logic 1 when
the DUT output is higher than VOH.
M19
COMP_H_CH2_N
D, I
Differential
input
terminated
Inverted DCL High Comparator Signal for
Channel 2.
J17
COMP_H_CH3_P
D, I
Differential
input
terminated
Noninverted DCL High Comparator Signal for
Channel 3. Differential signal is Logic 1 when
the DUT output is higher than VOH.
J18
COMP_H_CH3_N
D, I
Differential
input
terminated
Inverted DCL High Comparator Signal for
Channel 3.
L3
COMP_L_CH0_P
D, I
Differential
input
terminated
Noninverted DCL Low Comparator Signal for
Channel 0. Differential signal is Logic 1 when
the DUT output is higher than VOL.
L4
COMP_L_CH0_N
D, I
Differential
input
terminated
Inverted Low Comparator Signal for Channel 0.
H1
COMP_L_CH1_P
D, I
Differential
input
terminated
Noninverted DCL Low Comparator Signal for
Channel 1. Differential signal is Logic 1 when
the DUT output is higher than VOL.
J2
COMP_L_CH1_N
D, I
Differential
input
terminated
Inverted Low Comparator Signal for Channel 1.
L18
COMP_L_CH2_P
D, I
Differential
input
terminated
Noninverted DCL Low Comparator Signal for
Channel 2. Differential signal is Logic 1 when
the DUT output is higher than VOL.
L17
COMP_L_CH2_N
D, I
Differential
Input
terminated
Inverted Low Comparator Signal for Channel 2.
H20
COMP_L_CH3_P
D, I
Differential
input
terminated
Noninverted DCL Low Comparator Signal for
Channel 3. Differential signal is Logic 1 when
the DUT output is higher than VOL.
J19
COMP_L_CH3_N
D, I
Differential
input
terminated
Inverted Low Comparator Signal for Channel 3.
M1
COMP_L_CH0_T
A, I, O
Analog
Center Tap. Center tap of two 50 Ω resistor
terminations for the low comparator
differential inputs of Channel 0.
相关PDF资料
PDF描述
ADC0804LCN IC ADC 8-BIT 10KSPS 1LSB 20-DIP
ADC0820CCM+ IC ADC 8-BIT HS 20-SOIC
ADF4001BRU IC CLOCK GEN PLL 16-TSSOP
ADF4002BRUZ-RL7 IC PLL FREQUENCY SYNTH 16-TSSOP
ADF4007BCPZ-RL7 IC DIVIDER/PLL SYNTHESZR 20LFCSP
相关代理商/技术参数
参数描述
ADATE209 制造商:AD 制造商全称:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube
ADATE209BCPZ 制造商:Analog Devices 功能描述:
ADATE302-02 制造商:AD 制造商全称:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU
ADATE302-02BBCZ 功能描述:IC DCL ATE 500MHZ DUAL 84CSPBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装