- 您现在的位置：买卖IC网 > PDF目录2063 > ADAU1461WBCPZ-R7 (Analog Devices Inc)IC SIGMADSP 24BIT 96KHZ PLL 32 PDF资料下载
参数资料
| 型号： | ADAU1461WBCPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/88页 |
| 文件大小： | 0K |
| 描述： | IC SIGMADSP 24BIT 96KHZ PLL 32 |
| 标准包装： | 1,500 |
| 系列： | SigmaDSP® |
| 类型： | 音频处理器 |
| 应用： | 车载音频 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
ADAU1461
Rev. 0 | Page 22 of 88
STARTUP, INITIALIZATION, AND POWER
This section describes the procedure for properly starting up
the ADAU1461. The following sequence provides a high level
approach to the proper initiation of the system.
1.
Apply power to the ADAU1461.
2.
Lock the PLL to the input clock (if using the PLL).
3.
Enable the core clock.
4.
Load the register settings.
See the Startup section for more information about the proper
start-up sequence.
POWER-UP SEQUENCE
The ADAU1461 uses a power-on reset (POR) circuit to
reset the registers upon power-up. The POR monitors the
DVDDOUT pin and generates a reset signal whenever power
is applied to the chip. During the reset, the ADAU1461 is set
to the default values documented in the register map (see the
Control Registers section). Typically, with a 10 μF capacitor on
AVDD, the POR takes approximately 14 ms.
AVDD
POR
PART READY
POR
ACTIVE
POR ACTIVE
DVDDOUT
1.35V
0.95V
1.5V
POR
FINISHED
0
89
14
-0
61
Figure 29. Power-On Reset Sequence
The PLL lock time is dependent on the MCLK rate. Typical
lock times are provided in Table 10. The DSP can be enabled
immediately after the PLL is locked.
Table 10. PLL Lock Times
PLL Mode
MCLK Frequency
Lock Time (Typical)
Fractional
8 MHz
3.5 ms
Fractional
12 MHz
3.0 ms
Integer
12.288 MHz
2.96 ms
Fractional
13 MHz
2.4 ms
Fractional
14.4 MHz
2.4 ms
Fractional
19.2 MHz
2.98 ms
Fractional
19.68 MHz
2.98 ms
Fractional
19.8 MHz
2.98 ms
Fractional
24 MHz
2.95 ms
Integer
24.576 MHz
2.96 ms
Fractional
26 MHz
2.4 ms
Fractional
27 MHz
2.4 ms
POWER REDUCTION MODES
Sections of the ADAU1461 chip can be turned on and off as
needed to reduce power consumption. These include the ADCs,
the DACs, the PLL, and the DSP core.
The digital filters of the ADCs and DACs can each be set to over-
sampling ratios of 64× or 128× (default). Setting the oversampling
ratios to 64× for these filters lowers power consumption with a
minimal impact on performance. See the Digital Filters section
for specifications; see the Typical Performance Characteristics
section for graphs of these filters.
DIGITAL POWER SUPPLY
The digital power supply for the ADAU1461 is generated from
an internal regulator. This regulator generates a 1.5 V supply
internally. The only external connection to this regulator is the
DVDDOUT bypassing point. A 100 nF capacitor and a 10 μF
capacitor should be connected between this pin and DGND.
INPUT/OUTPUT POWER SUPPLY
The power for the digital output pins is supplied from IOVDD,
and this pin also sets the highest input voltage that should be
seen on the digital input pins. IOVDD should be set to 3.3 V; no
digital input signal should be at a voltage level higher than the
one on IOVDD. The current draw of this pin is variable because
it depends on the loads of the digital outputs. IOVDD should be
decoupled to DGND with a 100 nF capacitor and a 10 μF
capacitor.
CLOCK GENERATION AND MANAGEMENT
The ADAU1461 uses a flexible clocking scheme that enables the
use of many different input clock rates. The PLL can be bypassed
or used, resulting in two different approaches to clock manage-
ment. For more information about clocking schemes, PLL
configuration, and sampling rates, see the Clocking and
Sampling Rates section.
Case 1: PLL Is Bypassed
If the PLL is bypassed, the core clock is derived directly from
the MCLK input. The rate of this clock must be set properly in
Register R0 (clock control register, Address 0x4000) using the
INFREQ[1:0] bits. When the PLL is bypassed, supported external
clock rates are 256 × fS, 512 × fS, 768 × fS, and 1024 × fS, where fS
is the base sampling rate. The core clock of the chip is off until
the core clock enable bit (COREN) is asserted. If a clock slower
than 1024 × fS is directly input to the ADAU1461 (bypassing the
PLL), the number of available SigmaDSP processing cycles is
reduced, and the DSPSR bits in Register R57 (Address 0x40EB)
should be adjusted accordingly.
相关PDF资料 |
PDF描述 |
|---|---|
| ADAU1513ACPZ-RL7 | IC AMP AUDIO PWR 23W 48LFCSP |
| ADAU1590ACPZ-RL7 | IC AMP AUDIO PWR 48LFCSP |
| ADAU1592ACPZ | IC AMP AUDIO PWR 24W 48LFCSP |
| ADAU1701JSTZ-RL | IC AUDIO PROC 2ADC/4DAC 48-LQFP |
| ADAU1702JSTZ-RL | IC AUDIO PROC 2ADC/4DAC 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAU1461WBCPZ-RL | 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP（10x10） 包装:Digi-Reel® 其它名称:497-11050-6 |
| ADAU1462WBCPZ150 | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:管件 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:1 |
| ADAU1462WBCPZ150RL | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:带卷（TR） 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:2,000 |
| ADAU1462WBCPZ300 | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:管件 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:1 |
| ADAU1462WBCPZ300RL | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:带卷（TR） 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:2,000 |
发布紧急采购，3分钟左右您将得到回复。