- 您现在的位置：买卖IC网 > PDF目录2063 > ADAU1461WBCPZ-R7 (Analog Devices Inc)IC SIGMADSP 24BIT 96KHZ PLL 32 PDF资料下载
参数资料
| 型号： | ADAU1461WBCPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 25/88页 |
| 文件大小： | 0K |
| 描述： | IC SIGMADSP 24BIT 96KHZ PLL 32 |
| 标准包装： | 1,500 |
| 系列： | SigmaDSP® |
| 类型： | 音频处理器 |
| 应用： | 车载音频 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
ADAU1461
INPUT
GAIN
OUTPUT
Rev. 0 | Page 31 of 88
DECAY
ATTACK
TIME
HOLD
TIME
08
91
4-
0
25
Figure 38. Basic ALC Operation
INPUT LEVEL (dB)
TARGET
MIN PGA
GAIN POINT
MAX GAIN = 18dB
MAX GAIN = 24dB
MAX GAIN = 30dB
O
UT
P
UT
L
E
V
E
L
(
d
B)
0
891
4-
0
26
INPUT
ANALOG
GAIN
Figure 39. Effect of Varying the Maximum Gain Parameter
NOISE GATE FUNCTION
When using the ALC, one potential problem is that for small
input signals, the PGA gain can become very large. A side effect
of this is that the noise is amplified along with the signal of
interest. To avoid this situation, the ADAU1461 noise gate can
be used. The noise gate cuts off the ADC output when its signal
level is below a set threshold. The noise gate is controlled using
the following parameters in the ALC Control 3 register
(Address 0x4014):
NGTYP[1:0]: The noise gate type is set to one of four
modes by writing to the NGTYP[1:0] bits.
NGEN: The noise gate function is enabled by writing to the
NGEN bit.
NGTHR[4:0]: The threshold for muting the output is set by
writing to the NGTHR[4:0] bits.
One common problem with noise gate functions is chatter,
where a small signal that is close to the noise gate threshold
varies in amplitude, causing the noise gate function to open and
close rapidly. This causes an unpleasant sound.
To reduce this effect, the noise gate in the ADAU1461 uses a
combination of a timeout period and hysteresis. The timeout
period is set to 250 ms, so the signal must consistently be below
the threshold for 250 ms before the noise gate operates.
Hysteresis is used so that the threshold for coming out of the
mute state is 6 dB higher than the threshold for going into the
mute state. There are four operating modes for the noise gate.
Noise Gate Mode 0 (see Figure 40) is selected by setting the
NGTYP[1:0] bits to 00. In this mode, the current state of the
PGA gain is held at its current state when the noise gate logic is
activated. This prevents a large increase in background noise
during periods of silence. When using this mode, it is advisable
to use a relatively slow decay time. This is because the noise gate
takes at least 250 ms to activate, and if the PGA gain has already
increased to a large value during this time, the value at which
the gain is held will be large.
DIGITAL
MUTE
GAIN HELD
THRESHOLD
OUTPUT
INTERNAL
NOISE GATE
ENABLE SIGNAL
250ms
08
91
4-
0
27
THRESHOLD
INPUT
ANALOG
GAIN
DIGITAL
MUTE
OUTPUT
INTERNAL
NOISE GATE
ENABLE SIGNAL
Figure 40. Noise Gate Mode 0 (PGA Gain Hold)
Noise Gate Mode 1 (see Figure 41) is selected by setting the
NGTYP[1:0] bits to 01. In this mode, the ADAU1461 does a
simple digital mute of the ADC output. Although this mode
completely eliminates any background noise, the effect of an
abrupt mute may not be pleasant to the ear.
250ms
08
91
4
-02
8
Figure 41. Noise Gate Mode 1 (Digital Mute)
相关PDF资料 |
PDF描述 |
|---|---|
| ADAU1513ACPZ-RL7 | IC AMP AUDIO PWR 23W 48LFCSP |
| ADAU1590ACPZ-RL7 | IC AMP AUDIO PWR 48LFCSP |
| ADAU1592ACPZ | IC AMP AUDIO PWR 24W 48LFCSP |
| ADAU1701JSTZ-RL | IC AUDIO PROC 2ADC/4DAC 48-LQFP |
| ADAU1702JSTZ-RL | IC AUDIO PROC 2ADC/4DAC 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAU1461WBCPZ-RL | 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP（10x10） 包装:Digi-Reel® 其它名称:497-11050-6 |
| ADAU1462WBCPZ150 | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:管件 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:1 |
| ADAU1462WBCPZ150RL | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:带卷（TR） 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:2,000 |
| ADAU1462WBCPZ300 | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:管件 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:1 |
| ADAU1462WBCPZ300RL | 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包装:带卷（TR） 零件状态:在售 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP（10x10） 标准包装:2,000 |
发布紧急采购，3分钟左右您将得到回复。