- 您现在的位置：买卖IC网 > PDF目录20622 > ADE7953ACPZ (Analog Devices Inc)IC ENERGY METERING 1PH 28LFCSP PDF资料下载
参数资料
| 型号： | ADE7953ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 58/72页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METERING 1PH 28LFCSP |
| 标准包装： | 1 |
| 输入阻抗： | 660 千欧 |
| 测量误差： | 0.1% |
| 电压 - 高输入/输出： | 2.4V |
| 电压 - 低输入/输出： | 0.4V |
| 电流 - 电源： | 6.8mA |
| 电源电压： | 3 V ~ 3.6 V |
| 测量仪表类型： | 单相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 28-LFCSP-WQ（5x5） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
ADE7953
Data Sheet
CHECKSUM REGISTER
The ADE7953 includes a 32-bit checksum register, CRC
1023
ARRAY OF 1024 BITS
0
LFSR
GENERATOR
(Address 0x37F), which warns the user if any of the important
configuration, control, or calibration registers are modified. The
checksum register helps to ensure that the meter configuration
Figure 75. Checksum Register Calculation
is not modified from its desired state during normal operation.
g 0
g 1
g 2
g 3
g 31
Table 12 lists the registers included in the checksum. An
additional eight internal reserved registers are also included in
b 0
b 1
b 2
b 31
FB
the checksum. The ADE7953 computes the cyclic redundancy
check (CRC) based on the IEEE 802.3 standard. The contents
of the registers are introduced one by one into a linear feedback
shift register (LFSR) based generator, starting with the least
significant bit. The 32-bit result is written to the CRC register.
Table 12 and the eight 8-bit reserved internal registers form the
bits [a 1023 , a 1022 ,…, a 0 ] used by LFSR. Bit a 0 is the least significant
bit of the first register to enter LFSR; Bit a 1023 is the most signifi-
cant bit of the last register to enter LFSR.
The formulas that govern LFSR are as follows:
b i (0) = 1, i = 0, 1, 2, …, 31, the initial state of the bits that form
the CRC. Bit b 0 is the least significant bit, and Bit b 31 is the most
significant.b i (0) = 1, i = 0, 1, 2, …, 31, the initial state of the bits
that form the CRC. Bit b 0 is the least significant bit, and Bit b 31 is
the most significant.
g i , i = 0, 1, 2, …, 31 are the coefficients of the generating
polynomial defined by the IEEE802.3 standard as follows:
G ( x ) = x 32 + x 26 + x 23 + x 22 + x 16 + x 12 + x 11 + x 10 + x 8 + x 7 + x 5 +
x 4 + x 2 + x + 1.
g 0 = g 1 = g 2 = g 4 = g 5 = g 7 = 1
LFSR
a 1023 , a 1022 ,...., a 2 , a 1 , a 0
Figure 76. LFSR Generator Used in Checksum Register Calculation
The CRC is disabled by default and can be enabled by setting
the CRC_ENABLE bit (Bit 8) of the CONFIG register
(Address 0x102). When this bit is set, the CRC is computed at
a rate of 6.99 kHz. Because the CRC is disabled by default, the
default value is 0xFFFFFFFF. Once enabled, with all registers at
their default value, the CRC is 0x48739163.The checksum can
be used to ensure that the registers included in the checksum
are not inadvertently changed by periodically reading the value
in the CRC register (Address 0x37F) after the meter is
configured.
If two consecutive readings differ, it can be assumed that one
of the registers has changed value and, therefore, the configuration
of the ADE7953 has changed. Note that since the CRC updates at
a rate of 6.99 kHz, consecutive reads should be at least 143 μs
(1/6.99 kHz) apart. The recommended response is to issue a
hardware/software reset, which resets all ADE7953 registers,
including reserved registers, to their default values. The
ADE7953 should then be reconfigured with the design-specific
settings.
g 8 = g 10 = g 11 = g 12 = g 16 = g 22 = g 26 = g 31 = 1
All of the other g i coefficients are equal to 0.
FB ( j ) = a j – 1 XOR b 31 ( j – 1)
b 0 ( j ) = FB ( j ) AND g 0
b i (j) = FB ( j ) AND g i XOR b i ? 1 ( j – 1), i = 1, 2, 3, ..., 31
(50)
(51)
(52)
(53)
An interrupt associated with the checksum feature can provide
an external warning signal on the IRQ pin if the CRC register
value changes after initial configuration. This interrupt is dis-
abled by default and can be enabled by setting the CRC bit (Bit 21)
in the IRQENA register (Address 0x22C and Address 0x32C).
When this interrupt is enabled, an external interrupt is issued
if the CRC value changes from the value that it held at the time
Equation 51, Equation 52, and Equation 53 must be repeated for
that it was enabled.
j = 1, 2, …, 1024. The value written into the Checksum register
contains the Bit b i (1024) , i = 0, 1, …, 31.
Rev. B | Page 58 of 72
相关PDF资料 |
PDF描述 |
|---|---|
| RS-2412DZ/H3 | CONV DC/DC 2W 9-36VIN +/-12VOUT |
| HMC12DTES | CONN EDGECARD 24POS .100 EYELET |
| HMC49DREF-S13 | CONN EDGECARD 98POS .100 EXTEND |
| ESC26DTEF | CONN EDGECARD 52POS .100 EYELET |
| AISC-0402-2N0J-T | INDUCTOR WW CERAM 2.0NH 0402 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7953ACPZ-RL | 功能描述:IC ENERGY METERING 1PH 28LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7978ACPZ | 制造商:Analog Devices 功能描述: |
| ADE7978ACPZ-RL | 功能描述:3 Phase Meter IC 28-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 输入阻抗:280 千欧 测量误差:- 电压 - I/O 高:2.4V 电压 - I/O 低:0.8V 电流 - 电源:10.6mA 电压 - 电源:2.97 V ~ 3.63 V 表计类型:3 相 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-WFQFN 裸露焊盘，CSP 供应商器件封装:28-LFCSP-WQ（5x5） 标准包装:5,000 |
| ADE8052-DWDL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver |
| ADE8052-EMUL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver |
发布紧急采购，3分钟左右您将得到回复。