- 您现在的位置：买卖IC网 > PDF目录22117 > ADM1276-3ACPZ-RL (Analog Devices Inc)IC HOT SWAP CTLR PMBUS 20LFCSP PDF资料下载
参数资料
| 型号： | ADM1276-3ACPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/48页 |
| 文件大小： | 0K |
| 描述： | IC HOT SWAP CTLR PMBUS 20LFCSP |
| 标准包装： | 5,000 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电流限制： | 可调 |
| 电源电压： | 2.95 V ~ 20 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-WQFN 裸露焊盘，CSP |
| 供应商设备封装： | 20-LFCSP-WQ（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
t INITIAL =
V TIMERH × C TIMER ( V TIMERH ? V TIMERL ) × C TIMER
Data Sheet
TIMER
The TIMER pin handles several timing functions with an
external capacitor, C TIMER . The two comparator thresholds are
V TIMERL (0.2 V) and V TIMERH (1 V). There are four timing current
sources: a 3 μA pull-up, a 60 μA pull-up, a 2 μA pull-down, and
a 100 μA pull-down.
These current and voltage levels, together with the value of
C TIMER chosen by the user, determine the initial timing cycle
time, the fault current-limit time, and the hot swap retry duty
cycle. The TIMER pin capacitor value is determined using the
following equation:
C TIMER = ( t ON × 60 μA)/ V TIMERH
where t ON is the time that the FET is allowed to spend in regu-
lation at the set current limit.
The choice of FET is based on matching this time with the SOA
requirements of the FET. Foldback can be used to simplify the
selection.
When VCC is connected to the backplane supply, the internal
supply of the ADM1276 must be charged up. In a very short
time, the internal supply is fully charged up and, because the
undervoltage lockout (UVLO) voltage is exceeded at VCC, the
device emerges from reset. During this first short reset period,
the GATE and TIMER pins are both held low.
The ADM1276 then goes through an initial timing cycle. The
TIMER pin is pulled high with 3 μA. When the TIMER pin
reaches the V TIMERH threshold (1.0 V), the first portion of the
initial timing cycle is complete. The 100 μA current source then
pulls down the TIMER pin until it reaches V TIMERL (0.2 V). The
initial timing cycle duration is related to C TIMER by the following
equation:
+
3 μ A 100 μ A
For example, a 100 nF capacitor results in a delay of approxi-
mately 34 ms. If the UV and OV inputs indicate that the supply
is within the defined window of operation when the initial timing
cycle terminates, the device is ready to start a hot swap operation.
When the voltage across the sense resistor reaches the circuit
breaker trip voltage, V CB , the 60 μA timer pull-up current is
activated, and the gate begins to regulate the current at the current
limit. This initiates a ramp-up on the TIMER pin. If the sense
voltage falls below this circuit breaker trip voltage before the
TIMER pin reaches V TIMERH , the 60 μA pull-up is disabled and
the 2 μA pull-down is enabled.
The circuit breaker trip voltage is not the same as the hot swap
sense voltage current limit. There is a small circuit breaker offset,
V CBOS , which means that the timer actually starts a short time
ADM1276
However, if the overcurrent condition is continuous and the
sense voltage remains above the circuit breaker trip voltage, the
60 μA pull-up remains active and the FET remains in regulation.
This allows the TIMER pin to reach V TIMERH and initiate the
GATE shutdown. On the ADM1276 , the LATCH pin is pulled
low immediately.
In latch-off mode, the TIMER pin is switched to the 2 μA
pull-down when it reaches the V TIMERH threshold. The LATCH
pin remains low. While the TIMER pin is being pulled down,
the hot swap controller remains off and cannot be turned back on.
When the voltage on the TIMER pin goes below the V TIMERL
threshold, the hot swap controller can be reenabled by toggling
the UV pin or by using the PMBus OPERATION command to
toggle the on bit from on to off and then on again.
HOT SWAP RETRY DUTY CYCLE
The ADM1276 turns off the FET after an overcurrent fault and
then uses the capacitor on the TIMER pin to provide a delay before
automatically retrying the hot swap operation. To configure the
ADM1276 for autoretry mode, the LATCH pin is tied to either
the UV pin or to the ENABLE pin. Note that a pull-up resistor
is required on the LATCH pin.
When an overcurrent fault occurs, the capacitor on the TIMER
pin is charged with a 60 μA pull-up current. When the TIMER
pin reaches V TIMERH , the GATE pin is pulled down. When the
LATCH pin is tied to the UV pin or the ENABLE pin for auto-
retry mode, the TIMER pin is pulled down with a 2 μA current
sink. When the TIMER pin reaches V TIMERL (0.2 V), it automatically
restarts the hot swap operation.
The duty cycle of this automatic retry cycle is set by the ratio
of 2 μA/60 μA, which approximates to being on about 4% of
the time. The value of the timer capacitor determines the on
time of this cycle, which is calculated as follows:
t ON = V TIMERH × ( C TIMER /60 μA)
t OFF = ( V TIMERH ? V TIMERL ) × ( C TIMER /2 μA)
A 100 nF capacitor on the TIMER pin gives an on time of 1.67 ms
and an off time of 40 ms. The device retries indefinitely in this
manner and can be disabled manually by holding the UV or
ENABLE pin low, or by disconnecting the LATCH pin. To pre-
vent thermal stress, an RC network can be used to extend the
retry time to any desired level.
FET GATE DRIVE CLAMPS
The charge pump used on the GATE pin is capable of driving
the pin to V CC + (2 × V CC ), but it is clamped to less than 14 V
above the SENSE± pins and less than 31 V. These clamps ensure
that the maximum V GS rating of the FET is not exceeded.
before the current reaches the defined current limit.
Rev. C | Page 21 of 48
相关PDF资料 |
PDF描述 |
|---|---|
| R05P205S/P | CONV DC/DC 2W 05VIN 05VOUT |
| VI-22Y-CX-F2 | CONVERTER MOD DC/DC 3.3V 49.5W |
| 2-530666-6 | CONN LOW PRO 22 POS 156X200C/L |
| ESC08DRYS | CONN EDGECARD 16POS DIP .100 SLD |
| MIC2586R-2YM | IC CTRLR/SEQ HOT SWAP 14-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM1278-1AACPZ | 功能描述:Hot Swap Controller, Monitor 1 Channel General Purpose 32-LFCSP (5x5) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:热交换控制器，监控器 通道数:1 内部开关:无 应用:通用 特性:PMBus 可编程特性:自动重试，限流，故障超时，闭锁故障，OVP，压摆率，UVLO 电压 - 电源:4.5 V ~ 20 V 电流 - 输出（最大值）:- 工作温度:-40°C ~ 85°C 电流 - 电源:5.5mA 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:32-LFCSP（5x5） 功能引脚:- 标准包装:1 |
| ADM1278-1AACPZ-RL | 功能描述:Hot Swap Controller, Monitor 1 Channel General Purpose 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:热交换控制器，监控器 通道数:1 内部开关:无 应用:通用 特性:PMBus 可编程特性:自动重试，限流，故障超时，闭锁故障，OVP，压摆率，UVLO 电压 - 电源:4.5 V ~ 20 V 电流 - 输出（最大值）:- 工作温度:-40°C ~ 85°C 电流 - 电源:5.5mA 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:32-LFCSP-WQ（5x5） 功能引脚:- 标准包装:5,000 |
| ADM1278-1ACPZ | 功能描述:Hot Swap Controller, Monitor 1 Channel General Purpose 32-LFCSP (5x5) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:热交换控制器，监控器 通道数:1 内部开关:无 应用:通用 特性:PMBus 可编程特性:自动重试，限流，故障超时，闭锁故障，OVP，压摆率，UVLO 电压 - 电源:4.5 V ~ 20 V 电流 - 输出（最大值）:- 工作温度:-40°C ~ 85°C 电流 - 电源:5.5mA 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:32-LFCSP（5x5） 功能引脚:- 标准包装:1 |
| ADM1278-1ACPZ-RL | 功能描述:IC ENERGY MON HOT-SWAP 32-LFCSP 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:在售 类型:热交换控制器，监控器 通道数:1 内部开关:无 应用:通用 特性:PMBus 可编程特性:自动重试，限流，故障超时，闭锁故障，OVP，压摆率，UVLO 电压 - 电源:4.5 V ~ 20 V 电流 - 输出（最大值）:- 工作温度:-40°C ~ 85°C 电流 - 电源:5.5mA 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:32-LFCSP-WQ（5x5） 功能引脚:- 标准包装:1 |
| ADM1278-1BCPZ | 功能描述:Hot Swap Controller, Monitor 1 Channel General Purpose 32-LFCSP (5x5) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:热交换控制器，监控器 通道数:1 内部开关:无 应用:通用 特性:PMBus 可编程特性:自动重试，限流，故障超时，闭锁故障，OVP，压摆率，UVLO 电压 - 电源:4.5 V ~ 20 V 电流 - 输出（最大值）:- 工作温度:-40°C ~ 85°C 电流 - 电源:5.5mA 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:32-LFCSP（5x5） 功能引脚:- 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。