- 您现在的位置：买卖IC网 > PDF目录17406 > ADP5020CP-EVALZ (Analog Devices Inc)BOARD EVAL PMU IMAGING ADP5020 PDF资料下载
参数资料
| 型号： | ADP5020CP-EVALZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL PMU IMAGING ADP5020 |
| 设计资源： | Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135) |
| 标准包装： | 1 |
| 主要目的： | DC/DC，LDO 步降 |
| 输出及类型： | 3，非隔离 |
| 输出电压： | 3.3V，1.2V，1.8V |
| 电流 - 输出： | 600mA，250mA，150mA |
| 输入电压： | 2.4 ~ 5.5 V |
| 稳压器拓扑结构： | 降压 |
| 频率 - 开关： | 3MHz |
| 板类型： | 完全填充 |
| 已供物品： | 2 板，CD |
| 已用 IC / 零件： | ADP5020 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ADP5020
THEORY OF OPERATION
CIRCUIT OPERATION
The buck converters use pMOSFET as the upper switch and
nMOSFET as a synchronous rectifier. This synchronous recti-
fication maintains high efficiency for a wide input and output
voltage range. The voltage mode control architecture, which
features a high frequency bandwidth, provides a fast load and
line transient response. The Buck 1 regulator can deliver up to
600 mA with very tight regulation. To minimize cross conduction
and maximize efficiency, an antishoot-through circuit is imple-
mented in the gate driver. The two switching regulators operate
out of phase, reducing input ripple voltage and current.
INTERNAL COMPENSATION
The ADP5020 contains an internal compensation network. The
compensation circuit is designed to make the synchronous buck
converter stable over the input line, output load, and temperature
with specified output capacitors and inductors. In addition, the
high bandwidth control loop design allows for fast load and line
transient response.
CURRENT LIMITING AND SHORT-CIRCUIT
PROTECTION
Both buck converters and the LDO have a current limit feature
that allows the ADP5020 to protect itself and any external compo-
The I 2 C timing specifications are shown in Table 6, and the I 2 C
interface timing diagram is shown in Figure 3. The 7-bit slave
UNDERVOLTAGE LOCKOUT
The undervoltage lockout block contains the UVLO detector
circuits for the battery voltage level. It also contains the status
registers that are required to allow the external application
processor to determine the status of the power supplies. The
most important function of the UVLO circuit is to prevent
converter operation if the supply voltage is too low. The UVLO
falling condition (when the battery voltage decreases from the
operating range level) is set to a typical value of 2.0 V, whereas the
UVLO rising condition (when the supply voltage increases from
zero) is typically 2.2 V.
THERMAL SHUTDOWN
The thermal shutdown block (TSD) prevents device damage
if the die temperature reaches a level greater than 150°C. When
the thermal shutdown limit is reached, the regulator disables
the outputs, while waiting for the die to cool down (typically, to
30°C below the thermal shutdown threshold). There are two
distinct conditions to be considered when recovering from
a thermal shutdown condition:
I C INTERFACE
nents during overload and short-circuit conditions. The upper
switch pMOSFET turns off if peak current exceeds the limit.
The nMOSFET is turned on for a longer period until inductor
current drops to 0 A to prevent thermal runaway.
SYNCHRONIZATION
The device has several methods of synchronizing an external
clock with the switching regulators. If the external clock is
9.6 MHz, Bit 6 (SYNC_9P6) in the OPERATIONAL_CONTROL
register (Address 0x04) must be set to 1, and Bit 5 (SYNC_19P2)
must be set to 0. This operation divides the external clock by 3
before it is applied to the switching regulator clock. If the external
clock is 19.2 MHz, Bit 5 (SYNC_19P2) in Address 0x04 must be
set to 1, and Bit 6 (SYNC_9P6) must be set to 0. This opera-tion
divides the external clock by 6 before it is applied to the
switching regulator clock. The synchronous clock can be dc- or
ac-coupled onto the SYNC pin. For ac coupling, Bit 4 (SYNC_AC)
in Address 0x04 is set to 1; for dc coupling, Bit 4 is set to 0.
Operational control is performed by I 2 C writing to Register 0x04.
2
An internal register can be accessed using a synchronous
serial interface that implements the standard I 2 C interface. The
ADP5020 behaves as a slave device, communicating at normal
speed (100 kHz) or fast speed (400 kHz).
?
?
The EN pin is low. If the EN pin is low and the device is
operating in I 2 C command mode, the outputs remain
disabled until the application processor initializes the
parameters and performs the sequencing of the regulators.
The application processor can sense a generic failure con-
dition by detecting a missing acknowledge bit following an
I 2 C command. When a thermal shutdown condition occurs,
Bit 0 (TSD) in the OPERATIONAL_CONTROL register
(Address 0x04) is latched to 1 so that the processor can
recognize the origin of the failure when resuming from
a fault condition. When the TSD bit is set, the application
processor must clear this bit to activate the regulators. If
the TSD bit is not cleared, writing to the regulator enable
bits, Bits[7:4] (BK1_EN, BK2_EN, LDO_EN, and EN_ALL),
in the REG_CONTROL_STATUS register (Address 0x03)
has no effect. The application processor can also force Bit 0
(TSD) to 1. In this case, the operation proceeds as though
a thermal shutdown condition has occurred.
The EN pin is high. If the EN pin is high, the device resumes
operation automatically from a thermal shutdown condition.
The device resumes performing the predefined regulator
sequence without processor intervention. Bit 0 (TSD) in the
OPERATIONAL_CONTROL register (Address 0x04) is set
to indicate that a thermal shutdown has occurred, and it is
not possible to activate the regulators using an I 2 C com-
mand unless the host sets the TSD bit to 0.
Rev. 0 | Page 13 of 28
相关PDF资料 |
PDF描述 |
|---|---|
| ECM06DTMD-S189 | CONN EDGECARD 12POS R/A .156 SLD |
| ESH2DHE3/5BT | DIODE 2A 200V 25NS UF RECT SMB |
| REC3-4812DRWZ/H2/A | CONV DC/DC 3W 18-72VIN +/-12VOUT |
| ESH2D-E3/5BT | DIODE 2A 200V 25NS UF RECT SMB |
| ESH2CHE3/5BT | DIODE 2A 150V 25NS UF RECT SMB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP5022 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 3 MHz, 600 mA Buck Regulator with 150 mA LDO |
| ADP50220003ACBZR | 制造商:Analog Devices 功能描述: |
| ADP50220005ACBZR | 制造商:Analog Devices 功能描述: |
| ADP5022ACBZ-1-R7 | 功能描述:IC REG TRPL BCK/LINEAR 16WLCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 + 切换式 系列:- 标准包装:2,500 系列:- 拓扑:降压（降压）同步（3），线性（LDO）（2） 功能:任何功能 输出数:5 频率 - 开关:300kHz 电压/电流 - 输出 1:控制器 电压/电流 - 输出 2:控制器 电压/电流 - 输出 3:控制器 带 LED 驱动器:无 带监控器:无 带序列发生器:是 电源电压:5.6 V ~ 24 V 工作温度:-40°C ~ 85°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| ADP5022ACBZ-1-R7 | 制造商:Analog Devices 功能描述:DUAL BUCK REGULATOR W/LDO IC |
发布紧急采购，3分钟左右您将得到回复。