- 您现在的位置：买卖IC网 > PDF目录17406 > ADP5020CP-EVALZ (Analog Devices Inc)BOARD EVAL PMU IMAGING ADP5020 PDF资料下载
参数资料
| 型号： | ADP5020CP-EVALZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL PMU IMAGING ADP5020 |
| 设计资源： | Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135) |
| 标准包装： | 1 |
| 主要目的： | DC/DC，LDO 步降 |
| 输出及类型： | 3，非隔离 |
| 输出电压： | 3.3V，1.2V，1.8V |
| 电流 - 输出： | 600mA，250mA，150mA |
| 输入电压： | 2.4 ~ 5.5 V |
| 稳压器拓扑结构： | 降压 |
| 频率 - 开关： | 3MHz |
| 板类型： | 完全填充 |
| 已供物品： | 2 板，CD |
| 已用 IC / 零件： | ADP5020 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ADP5020
POWER-UP/POWER-DOWN SEQUENCE
SEQUENCER
The sequencer is enabled after a low-to-high transition of the
enable pin (EN). When EN is low or programmed as an output, the
sequencing is controlled and timed by the application processor
via the I 2 C commands.
Each regulator inside the ADP5020 is controlled by the
sequencer block. The sequencer is factory programmed with
a default turn-on sequence that determines the activation order of
the regulators. The default activation order is listed as follows:
1. Buck 1
2. LDO
3. Buck 2
A low-to-high transition of the EN pin, when programmed
as an input, or an I 2 C command setting Bit 4 (EN_ALL) in the
REG_CONTROL_STATUS register (Address 0x03), starts the
sequencer.
The activation delay for the first regulator is determined by the
turn-on delay of the band gap, oscillator, and other internal
circuits. Therefore, the first regulator cannot be activated before
a typical 5 ms delay time has elapsed. Delays between the first
and second regulator and from the second to third regulator are
hard coded to a specific time (t REG1 , t REG2 , and t REG3 ). The delay
time starts from the moment a regulator has reached the power
good threshold (see Figure 22).
DEFAULT POWER-ON SEQUENCE WITH EN PIN
high transition of the EN pin. The regulator order is factory
programmed and can be changed for specific applications. The
power good signal (POK) turns to high if the regulator voltage
is ≥80% of the target voltage. The second regulator checks the
POK signal of the first regulator and waits the preset delay time
(t REG2 ) before turning on. In addition to changing the regulator
order, it is also possible to disable the unused regulator. Additional
fuses allow disabling of the association between XSHTDN genera-
tion and the POK signal for a specific regulator. The power good
signal of an unused regulator must be masked, via dedicated fuse
and user registers, to prevent the XSHTDN output from being
forced low. A host processor controller, connected to the I 2 C bus,
can override the masking fuses by accessing the following bits in
the OPERATIONAL_CONTROL register (Address 0x04): Bit 3
(BK1_XSHTDN, for Buck 1), Bit 2 (BK2_XSHTDN, for Buck 2),
and Bit 3 (LDO_XSHTDN, for LDO). Writing 0 to these register
bits requires that power good be true to release the XSHTDN pin
to high. Writing 1 to these bits causes the regu-lator state to be
ignored, and XSHTDN must depend on the active and
unmasked regulators.
The regulators can also be activated individually via the I 2 C
commands. The host specifies which regulator is to be turned
on or off by setting or clearing the following selection bits in the
REG_CONTROL_STATUS register (Address 0x03): Bit 7
(BK1_EN), Bit 6 (BK2_EN), or Bit 5 (LDO_EN). When the
regulators are individually activated by I 2 C commands, the auto
sequencing is disabled and the host controls the turn-on and
turn-off timing (see Figure 26).
EN
t REG1
BUCK 1
LDO
BUCK 2
POK
t REG2
POK
t REG3
POK
t XSHTDN
XSHTDN
Figure 22. Automatic Sequencing with EN Low-to-High Transition
Rev. 0 | Page 17 of 28
相关PDF资料 |
PDF描述 |
|---|---|
| ECM06DTMD-S189 | CONN EDGECARD 12POS R/A .156 SLD |
| ESH2DHE3/5BT | DIODE 2A 200V 25NS UF RECT SMB |
| REC3-4812DRWZ/H2/A | CONV DC/DC 3W 18-72VIN +/-12VOUT |
| ESH2D-E3/5BT | DIODE 2A 200V 25NS UF RECT SMB |
| ESH2CHE3/5BT | DIODE 2A 150V 25NS UF RECT SMB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP5022 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 3 MHz, 600 mA Buck Regulator with 150 mA LDO |
| ADP50220003ACBZR | 制造商:Analog Devices 功能描述: |
| ADP50220005ACBZR | 制造商:Analog Devices 功能描述: |
| ADP5022ACBZ-1-R7 | 功能描述:IC REG TRPL BCK/LINEAR 16WLCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 + 切换式 系列:- 标准包装:2,500 系列:- 拓扑:降压（降压）同步（3），线性（LDO）（2） 功能:任何功能 输出数:5 频率 - 开关:300kHz 电压/电流 - 输出 1:控制器 电压/电流 - 输出 2:控制器 电压/电流 - 输出 3:控制器 带 LED 驱动器:无 带监控器:无 带序列发生器:是 电源电压:5.6 V ~ 24 V 工作温度:-40°C ~ 85°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| ADP5022ACBZ-1-R7 | 制造商:Analog Devices 功能描述:DUAL BUCK REGULATOR W/LDO IC |
发布紧急采购，3分钟左右您将得到回复。