参数资料
型号: ADSP-21160NCB-100
厂商: ANALOG DEVICES INC
元件分类: 数字信号处理
英文描述: 64-BIT, 50 MHz, OTHER DSP, PBGA400
封装: 27 X 27 MM, METRIC, PLASTIC, MS-034BAL-2, BGA-400
文件页数: 24/60页
文件大小: 1296K
代理商: ADSP-21160NCB-100
Rev. B
|
Page 30 of 60
|
February 2010
ADSP-21160M/ADSP-21160N
Synchronous Read/Write—Bus Master
See Table 20 and Figure 17. Use these specifications for interfac-
ing to external memory systems that require CLKIN—relative
timing or for accessing a slave ADSP-21160x (in multiprocessor
memory space). These synchronous switching characteristics
are also valid during asynchronous memory reads and writes
except where noted (see Memory Read–Bus Master on page 26
and Memory Write–Bus Master on page 28).
When accessing a slave ADSP-21160x, these switching charac-
teristics must meet the slave’s timing requirements for
synchronous read/writes (see Synchronous Read/Write–Bus
Slave on page 32). The slave ADSP-21160x must also meet these
(bus master) timing requirements for data and acknowledge
setup and hold times.
Table 20. Synchronous Read/Write—Bus Master
Parameter
Min
Max
Unit
Timing Requirements
tSSDATI
Data Setup Before CLKIN
5.5
ns
tHSDATI
Data Hold After CLKIN
1
ns
tSACKC
ACK Setup Before CLKIN
0.5tCCLK+3
ns
tHACKC
ACK Hold After CLKIN
1
ns
Switching Characteristics
tDADDO
Address, MSx, BMS, BRST, CIF Delay After CLKIN
10
ns
tHADDO
Address, MSx, BMS, BRST, CIF Hold After CLKIN
1.5
ns
tDPGO
PAGE Delay After CLKIN
1.5
11
ns
tDRDO
RDx High Delay After CLKIN
0.25tCCLK – 1
0.25tCCLK+9
ns
tDWRO
WRx High Delay After CLKIN
0.25tCCLK – 1
0.25tCCLK+9
ns
tDRWL
RDx/WRx Low Delay After CLKIN
0.25tCCLK – 1
0.25tCCLK+9
ns
tDDATO
Data Delay After CLKIN
1
0.25tCCLK+9
ns
tHDATO
Data Hold After CLKIN
1.5
ns
tDACKMO
ACK Delay After CLKIN
2, 3
39
ns
tACKMTR
ACK Disable Before CLKIN
–3
ns
tDCKOO
CLKOUT Delay After CLKIN4
0.5
5
ns
tCKOP
CLKOUT Period
tCK–1
tCK
5 +1
ns
tCKWH
CLKOUT Width High
tCK/2 – 2
tCK/2+2
2
ns
tCKWL
CLKOUT Width Low
tCK/2 – 2
tCK/2+2
2
ns
1 For ADSP-21160M, specification is 12.5 ns, maximum.
2 Applies to broadcast write, master precharge of ACK.
3 For ADSP-21160M, specification is 0.25tCCLK+3 ns (minimum) and .25tCCLK+9 ns (maximum).
4 For ADSP-21160M, specification is 2 ns, minimum.
5 Applies only when the DSP drives a bus operation; CLKOUT held inactive or three-state otherwise. For more information, see the System Design chapter in the
ADSP-21160 SHARC DSP Hardware Reference.
相关PDF资料
PDF描述
ADSP-21365YSWZ-2BA 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
ADSP-2181BS-160 24-BIT, 20 MHz, OTHER DSP, PQFP128
ADUC845BCPZ8-3 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, QCC56
ADUM2401ARWZ-RL SPECIALTY ANALOG CIRCUIT, PDSO16
AE101MD1CQ TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT
相关代理商/技术参数
参数描述
ADSP-21160NCB-TBD 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述:
ADSP-21160NKB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21160NKB-95 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer