- 您现在的位置：买卖IC网 > PDF目录298814 > ADSP-21160NCB-100 (ANALOG DEVICES INC) 64-BIT, 50 MHz, OTHER DSP, PBGA400 PDF资料下载
参数资料
| 型号： | ADSP-21160NCB-100 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 64-BIT, 50 MHz, OTHER DSP, PBGA400 |
| 封装： | 27 X 27 MM, METRIC, PLASTIC, MS-034BAL-2, BGA-400 |
| 文件页数： | 4/60页 |
| 文件大小： | 1296K |
| 代理商： | ADSP-21160NCB-100 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Rev. B
|
Page 12 of 60
|
February 2010
ADSP-21160M/ADSP-21160N
PAGE
O/T
DRAM Page Boundary. The processor asserts this pin to an external DRAM controller, to signal that
an external DRAM page boundary has been crossed. DRAM page size must be defined in the
processor’s memory control register (WAIT). DRAM can only be implemented in external memory
Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE
is output by the bus master. A keeper latch on the DSP’s PAGE pin maintains the output at the level
it was last driven (only enabled on the processor with ID2–0 = 00x).
BRST
I/O/T
Sequential Burst Access. BRST is asserted by ADSP-21160x or a host to indicate that data associated
with consecutive addresses is being read or written. A slave device samples the initial address and
increments an internal address counter after each transfer. The incremented address is not
pipelined on the bus. If the burst access is a read from the host to the processor, the
processor automatically increments the address as long as BRST is asserted. BRST is asserted after
the initial access of a burst transfer. It is asserted for every cycle after that, except for the last data
request cycle (denoted by RDx or WRx asserted and BRST negated). A keeper latch on the DSP’s
BRST pin maintains the input at the level it was last driven (only enabled on the processor with
ID2–0 = 00x).
ACK
I/O/S
Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external
memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off
completion of an external memory access. The ADSP-21160x deasserts ACK as an output to add
wait states to a synchronous access of its internal memory, by a synchronous host or another DSP
in a multiprocessor configuration. ACK has a 2 k
Ω internal pull-up resistor that is enabled on the
processor with ID2–0 = 00x.
SBTS
I/S
Suspend Bus and Three-State. External devices can assert SBTS (low) to place the external bus
address, data, selects, and strobes in a high-impedance state for the following cycle. If the
ADSP-21160x attempts to access external memory while SBTS is asserted, the processor will halt
and the memory access will not be completed until SBTS is deasserted. SBTS should only be used
to recover from host processor and/or ADSP-21160x deadlock or used with a DRAM controller.
IRQ2–0
I/A
Interrupt Request Lines. These are sampled on the rising edge of CLKIN and may be either edge-
triggered or level-sensitive.
FLAG3–0
I/O/A
Flag Pins. Each is configured via control bits as either an input or output. As an input, it can be tested
as a condition. As an output, it can be used to signal external peripherals.
TIMEXP
O
Timer Expired. Asserted for four processor core clock (CCLK) cycles when the timer is enabled and
TCOUNT decrements to zero.
HBR
I/A
Host Bus Request. Must be asserted by a host processor to request control of the
ADSP-21160x DSP’s external bus. When HBR is asserted in a multiprocessing system, the processor
that is bus master will relinquish the bus and assert HBG. To relinquish the bus, the processor places
the address, data, select, and strobe lines in a high-impedance state. HBR has priority over all
processor bus requests (BR6–1) in a multiprocessing system.
HBG
I/O
Host Bus Grant. Acknowledges an HBR bus request, indicating that the host processor may take
control of the external bus. HBG is asserted (held low) by the ADSP-21160x until HBR is released. In
a multiprocessing system, HBG is output by the processor bus master and is monitored by all others.
After HBR is asserted, and before HBG is given, HBG will float for 1 tCLK
(1 CLKIN cycle). To avoid erroneous grants, HBG should be pulled up with a 20 k
Ω to 50 kΩ external
resistor.
CS
I/A
Chip Select. Asserted by host processor to select the ADSP-21160x, for asynchronous transfer
protocol.
REDY
O (O/D)
Host Bus Acknowledge. The ADSP-21160x deasserts REDY (low) to add wait states to an
asynchronous host access when CS and HBR inputs are asserted.
DMAR1
I/A
DMA Request 1 (DMA Channel 11). Asserted by external port devices to request DMA services.
DMAR1 has a 20 k
Ω internal pull-up resistor that is enabled on the ADSP-21160x with ID2–0 = 00x.
DMAR2
I/A
DMA Request 2 (DMA Channel 12). Asserted by external port devices to request DMA services.
DMAR2 has a 20 k
Ω internal pull-up resistor that is enabled on the ADSP-21160x with ID2–0 = 00x.
Table 3. Pin Function Descriptions (Continued)
Pin
Type
Function
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-21365YSWZ-2BA | 16-BIT, 55.55 MHz, OTHER DSP, PQFP144 |
| ADSP-2181BS-160 | 24-BIT, 20 MHz, OTHER DSP, PQFP128 |
| ADUC845BCPZ8-3 | 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, QCC56 |
| ADUM2401ARWZ-RL | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| AE101MD1CQ | TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21160NCB-TBD | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NCBZ-100 | 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21160NCE-100 | 制造商:Analog Devices 功能描述: |
| ADSP-21160NKB-100 | 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21160NKB-95 | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
发布紧急采购，3分钟左右您将得到回复。