- 您现在的位置：买卖IC网 > PDF目录298814 > ADSP-21160NCB-100 (ANALOG DEVICES INC) 64-BIT, 50 MHz, OTHER DSP, PBGA400 PDF资料下载
参数资料
| 型号： | ADSP-21160NCB-100 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 64-BIT, 50 MHz, OTHER DSP, PBGA400 |
| 封装： | 27 X 27 MM, METRIC, PLASTIC, MS-034BAL-2, BGA-400 |
| 文件页数： | 59/60页 |
| 文件大小： | 1296K |
| 代理商： | ADSP-21160NCB-100 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页
Rev. B
|
Page 8 of 60
|
February 2010
ADSP-21160M/ADSP-21160N
controlled by the BMS (Boot Memory Select), EBOOT (EPROM
Boot), and LBOOT (Link/Host Boot) pins. 32-bit and 16-bit
host processors can be used for booting.
Phase-Locked Loop
The processor uses an on-chip PLL to generate the internal
clock for the core. Ratios of 2:1, 3:1, and 4:1 between the core
and CLKIN are supported. The CLK_CFG pins are used to
select the ratio. The CLKIN rate is the rate at which the synchro-
nous external port operates.
Power Supplies
The processor has separate power supply connections for the
internal (VDDINT), external (VDDEXT), and analog (AVDD and
AGND) power supplies. The internal and analog supplies must
meet the VDDINT and AVDD requirement. The external supply
must meet the 3.3 V requirement. All external supply pins must
be connected to the same supply.
The PLL filter, Figure 6, must be added for each ADSP-21160x
in the system. VDDINT is the digital core supply. It is recom-
mended that the capacitors be connected directly to AGND
using short thick trace. It is recommended that the capacitors be
placed as close to AVDD and AGND as possible. The connection
from AGND to the (digital) ground plane should be made after
the capacitors. The use of a thick trace for AGND is reasonable
only because the PLL is a relatively low power circuit—it does
not apply to any other ADSP-21160x GND connection.
DEVELOPMENT TOOLS
The ADSP-21160x is supported with a complete set of
CROSSCORE
software and hardware development tools,
including Analog Devices emulators and the VisualDSP++
development environment. The same emulator hardware that
supports other ADSP-2116x processors also fully emulates the
ADSP-21160x.
The VisualDSP++ project management environment lets pro-
grammers develop and debug an application. This environment
includes an easy to use assembler (which is based on an alge-
braic syntax), an archiver (librarian/library builder), a linker, a
loader, a cycle-accurate instruction-level simulator, a C/C++
compiler, and a C/C++ run-time library that includes DSP and
mathematical functions. A key point for these tools is C/C++
code efficiency. The compiler has been developed for efficient
translation of C/C++ code to DSP assembly. The DSP has archi-
tectural features that improve the efficiency of compiled C/C++
code.
The VisualDSP++ debugger has a number of important fea-
tures. Data visualization is enhanced by a plotting package that
offers a significant level of flexibility. This graphical representa-
tion of user data enables the programmer to quickly determine
the performance of an algorithm. As algorithms grow in com-
plexity, this capability can have increasing significance on the
designer’s development schedule, increasing productivity. Sta-
tistical profiling enables the programmer to nonintrusively poll
the processor as it is running the program. This feature, unique
to VisualDSP++, enables the software developer to passively
gather important code execution metrics without interrupting
the real-time characteristics of the program. Essentially, the
developer can identify bottlenecks in software quickly and effi-
ciently. By using the profiler, the programmer can focus on
those areas in the program that impact performance and take
corrective action.
Debugging both C/C++ and assembly programs with the
VisualDSP++ debugger, programmers can:
View mixed C/C++ and assembly code (interleaved source
and object information)
Insert breakpoints
Set conditional breakpoints on registers, memory,
and stacks
Trace instruction execution
Perform linear or statistical profiling of program execution
Fill, dump, and graphically plot the contents of memory
Perform source level debugging
Create custom debugger windows
The VisualDSP++ integrated development and debugging envi-
ronment (IDDE) lets programmers define and manage DSP
software development. Its dialog boxes and property pages let
programmers configure and manage all of the Blackfin develop-
ment tools, including the color syntax highlighting in the
VisualDSP++ editor. This capability permits programmers to:
Control how the development tools process inputs and
generate outputs
Maintain a one-to-one correspondence with the tool’s
command line switches
The VisualDSP++ Kernel (VDK) incorporates scheduling and
resource management tailored specifically to address the mem-
ory and timing constraints of DSP programming. These
capabilities enable engineers to develop code more effectively,
eliminating the need to start from the very beginning, when
developing new application code. The VDK features include
threads, critical and unscheduled regions, semaphores, events,
and device flags. The VDK also supports priority-based, pre-
emptive, cooperative, and time-sliced scheduling approaches. In
addition, the VDK was designed to be scalable. If the application
does not use a specific feature, the support code for that feature
is excluded from the target system.
Figure 6. Analog Power (AVDD) Filter Circuit
CROSSCORE is a registered trademark of Analog Devices, Inc.
VisualDSP++ is a registered trademark of Analog Devices, Inc.
10
VDDINT
0.1 F
0.01 F
AGND
AVDD
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-21365YSWZ-2BA | 16-BIT, 55.55 MHz, OTHER DSP, PQFP144 |
| ADSP-2181BS-160 | 24-BIT, 20 MHz, OTHER DSP, PQFP128 |
| ADUC845BCPZ8-3 | 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, QCC56 |
| ADUM2401ARWZ-RL | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| AE101MD1CQ | TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21160NCB-TBD | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NCBZ-100 | 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21160NCE-100 | 制造商:Analog Devices 功能描述: |
| ADSP-21160NKB-100 | 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21160NKB-95 | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
发布紧急采购，3分钟左右您将得到回复。