参数资料
型号: ADSP-21266SKSTZ-2D
厂商: Analog Devices Inc
文件页数: 39/60页
文件大小: 0K
描述: IC DSP 32BIT 150MHZ 144-LQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 200MHz
非易失内存: ROM(512 kB)
芯片上RAM: 256kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Figure 30 shows the default I 2 S-justified mode. The frame sync
is low for the left channel and high for the right channel. Data is
valid on the rising edge of serial clock. The MSB is left-justified
to the frame sync transition but with a delay.
Table 34. S/PDIF Transmitter I 2 S Mode
Parameter
Timing Requirement
Nominal
Unit
t I2SD
FS to MSB Delay in I 2 S Mode
DAI_P20–1
LEFT/RIGHT CHANNEL
1
SCLK
FS
DAI_P20–1
SCLK
t I2SD
DAI_P20–1
SDATA
MSB
MSB–1
MSB–2
LSB+2
LSB+1
LSB
Figure 30. I 2 S-Justified Mode
Figure 31 shows the left-justified mode. The frame sync is high
for the left channel and low for the right channel. Data is valid
on the rising edge of serial clock. The MSB is left-justified to the
frame sync transition with no delay.
Table 35. S/PDIF Transmitter Left-Justified Mode
Parameter
Timing Requirement
Nominal
Unit
t LJD
FS to MSB Delay in Left-Justified Mode
DAI_P20–1
LEFT/RIGHT CHANNEL
0
SCLK
FS
DAI_P20–1
SCLK
t LJD
DAI_P20–1
SDATA
MSB
MSB–1
MSB–2
LSB+2
LSB+1
LSB
Figure 31. Left-Justified Mode
Rev. J |
Page 39 of 60 |
July 2013
相关PDF资料
PDF描述
ADSP-BF534BBC-5A IC DSP CTLR 16BIT 182CSPBGA
MAX6643LBBAEE+T IC CNTRLR FAN SPEED 16-QSOP
ADSP-21488KSWZ-3B IC CCD SIGNAL PROCESSOR 176LQFP
ADSP-BF533SBBC500 IC DSP CTLR 16B 500MHZ 160CSPBGA
MAX6644LBAAEE+T IC CNTRLR FAN SPEED 16-QSOP
相关代理商/技术参数
参数描述
ADSP-21267 制造商:AD 制造商全称:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKBCZ-X 制造商:AD 制造商全称:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKSTZ-X 制造商:AD 制造商全称:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21362 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
adsp-21362bbc-1aa 制造商:Analog Devices 功能描述: