参数资料
型号: ADSP-21368KBPZ-2A
厂商: Analog Devices Inc
文件页数: 13/64页
文件大小: 0K
描述: IC DSP 32BIT 333MHZ 256-BGA
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,DPI
时钟速率: 333MHz
非易失内存: ROM(768 kB)
芯片上RAM: 256kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 256-LBGA 裸露焊盘
供应商设备封装: 256-BGA(27x27)
包装: 托盘
Rev. F
|
Page 20 of 64
|
October 2013
Power-Up Sequencing
The timing requirements for processor start-up are given in
Table 12. Note that during power-up, a leakage current of
approximately 200μA may be observed on the RESET pin if it is
driven low before power up is complete. This leakage current
results from the weak internal pull-up resistor on this pin being
enabled during power-up.
Table 12. Power-Up Sequencing Timing Requirements (Processor Start-up)
Parameter
Min
Max
Unit
Timing Requirements
t
RSTVDD
RESET Low Before V
DDINT/VDDEXT On
0
ns
t
IVDDEVDD
V
DDINT On Before VDDEXT
–50
+200
ms
t
CLKVDD
1
CLKIN Valid After V
DDINT/VDDEXT Valid
0
200
ms
t
CLKRST
CLKIN Valid Before RESET Deasserted
10
2
μs
t
PLLRST
PLL Control Setup Before RESET Deasserted
20
μs
Switching Characteristic
t
CORERST
Core Reset Deasserted After RESET Deasserted
4096t
CK + 2 tCCLK
3, 4
1 Valid V
DDINT/VDDEXT assumes that the supplies are fully ramped to their 1.2 V rails and 3.3 V rails. Voltage ramp rates can vary from microseconds to hundreds of milliseconds
depending on the design of the power supply subsystem.
2 Assumes a stable CLKIN signal, after meeting worst-case start-up timing of crystal oscillators. Refer to your crystal oscillator manufacturer’s data sheet for start-up time.
Assume a 25 ms maximum oscillator start-up time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.
3 Applies after the power-up sequence is complete. Subsequent resets require RESET to be held low a minimum of four CLKIN cycles in order to properly initialize and propagate
default states at all I/O pins.
4 The 4096 cycle count depends on tsrst specification in Table 14. If setup time is not met, 1 additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles
maximum.
Figure 6. Power-Up Sequencing
tRSTVDD
tCLKVDD
tCLKRST
tCORERST
tPLLRST
VDDEXT
VDDINT
CLKIN
CLK_CFG1–0
RESET
RESETOUT
tIVDDEVDD
相关PDF资料
PDF描述
MC79M15CT IC REG LDO -15V .5A TO220AB
TLJR336M004R3000 CAP TANT 33UF 4V 20% 0805
VI-21T-CW-F4 CONVERTER MOD DC/DC 6.5V 100W
MC79M12CT IC REG LDO -12V .5A TO220AB
VI-2NT-CY-F1 CONVERTER MOD DC/DC 6.5V 50W
相关代理商/技术参数
参数描述
ADSP-21368KBPZ-3A 功能描述:IC DSP 32BIT 400MHZ 256BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21368SKBP-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21368SKBPZENG 制造商:AD 制造商全称:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21369 制造商:AD 制造商全称:Analog Devices 功能描述:The ADSP-21367/ADSP-21368/ADSP-21369 are available with a 400 MHz core instruction rate with unique audiocentric peripherals such as the digital audio interface, S/PDIF transceiver, serial ports, 8-channel asynchronous sample rate converter, precision clock generators, and more.
ADSP-21369BBP-2A 功能描述:IC DSP 32BIT 333MHZ 256-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘