参数资料
型号: AGLN250V2-CS81
元件分类: FPGA
英文描述: FPGA, 6144 CLBS, 250000 GATES, 250 MHz, PBGA81
封装: 5 X 5 MM, 0.8 MM HEIGHT, 0.5 MM PITCH, CSP-81
文件页数: 90/140页
文件大小: 4325K
代理商: AGLN250V2-CS81
IGLOO nano Low Power Flash FPGAs
Re vi s i on 10
2 - 39
1.2 V LVCMOS (JESD8-12A)
Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose
1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.
Timing Characteristics
Applies to 1.2 V DC Core Voltage
Table 2-63 Minimum and Maximum DC Input and Output Levels
1.2 V
LVCMOS
VIL
VIH
VOL
VOH
IOL IOH
IOSL
IOSH
IIL
1 I
IH
2
Drive
Strength
Min.
V
Max.
V
Min.
V
Max.
V
Max.
V
Min.
VmA mA
Max.
mA3
Max.
mA3
A4 A4
1 mA
–0.3
0.35 * VCCI
0.65 * VCCI
3.6
0.25 * VCCI
0.75 * VCCI
1
10
13
10
Notes:
1. IIL is the input leakage current per I/O pin over recommended operating conditions where –0.3 < VIN < VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input
current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.
Figure 2-11 AC Loading
Table 2-64 1.2 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads
Input LOW (V)
Input HIGH (V)
Measuring Point* (V)
CLOAD (pF)
01.2
0.6
5
* Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.
Test Point
Enable Path
Datapath
5 pF
R = 1 k
R to VCCI for tLZ/tZL/tZLS
R to GND for tHZ/tZH/tZHS
35 pF for tZH/tZHS/tZL/tZLS
5 pF for tHZ/tLZ
Table 2-65 1.2 V LVCMOS Low Slew
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
1 mA
STD
1.55
8.30
0.26
1.56
2.27
1.10
7.97
7.54
2.56
2.55
ns
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-66 1.2 V LVCMOS High Slew
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
1 mA
STD
1.55
3.50
0.26
1.56
2.27
1.10
3.37
3.10
2.55
2.66
ns
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
相关PDF资料
PDF描述
AGLN250V2-ZCS81I FPGA, 6144 CLBS, 250000 GATES, 250 MHz, PBGA81
AGLN250V2-ZCS81 FPGA, 6144 CLBS, 250000 GATES, 250 MHz, PBGA81
AGLN030V2-ZCS81I FPGA, 768 CLBS, 30000 GATES, 250 MHz, PBGA81
AGLN030V2-ZCS81 FPGA, 768 CLBS, 30000 GATES, 250 MHz, PBGA81
AGLN030V2-ZQN48I FPGA, 768 CLBS, 30000 GATES, 250 MHz, QCC48
相关代理商/技术参数
参数描述
AGLN250V2-CSG81 功能描述:IC FPGA 250K 1.2-1.5V CSP81 RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOO nano 标准包装:24 系列:ECP2 LAB/CLB数:1500 逻辑元件/单元数:12000 RAM 位总计:226304 输入/输出数:131 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP(28x28)
AGLN250V2-CSG81I 功能描述:IC FPGA NANO 1KB 250K 81-CSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOO nano 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)
AGLN250V2-DIELOT 制造商:Microsemi Corporation 功能描述:AGLN250V2-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film 制造商:Microsemi SOC Products Group 功能描述:AGLN250V2-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film
AGLN250V2-QNG100I 制造商:Microsemi Corporation 功能描述:FPGA IGLOO NANO FAMILY 250K GATES 130NM (CMOS) TECHNOLOGY 1. - Trays
AGLN250V2-VQ100 功能描述:IC FPGA NANO 1KB 250K 100VQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOO nano 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)