- 您现在的位置：买卖IC网 > PDF目录379698 > ATT3042-50S132I (Electronic Theatre Controls, Inc.) Field-Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | ATT3042-50S132I |
| 厂商： | Electronic Theatre Controls, Inc. |
| 元件分类： | FPGA |
| 英文描述： | Field-Programmable Gate Arrays |
| 中文描述： | 现场可编程门阵列 |
| 文件页数： | 33/80页 |
| 文件大小： | 528K |
| 代理商： | ATT3042-50S132I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Lucent Technologies Inc.
33
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Power
(continued)
Power Dissipation
The FPGA exhibits the low power consumption charac-
teristic of CMOS ICs. The configuration option of TTL
chip input threshold requires power for the threshold
reference. The power required by the static memory
cells that hold the configuration data is very low and
may be maintained in a powerdown mode.
Typically, most of the power dissipation is produced by
external capacitive loads on the output buffers. This
load and frequency dependent power is 25 μW/pF/MHz
per output. Another component of I/O power is the dc
loading on each output pin by devices driven by the
FPGA.
Internal power dissipation is a function of the number
and size of the nodes, and the frequency at which they
change. In an FPGA, the fraction of nodes changing on
a given clock is typically low (10% to 20%). For
example, in a large binary counter, the average clock
cycle produces changes equal to one CLB output at
the clock frequency. Typical global clock buffer power is
between 1.7 mW/MHz for the ATT3020 and 3.5 mW/
MHz for the ATT3090. The internal capacitive load is
more a function of interconnect than fan-out. With a
typical load of three general interconnect segments,
each configurable logic block output requires about
0.22 mW/MHz of its output frequency:
Total Power = V
CC
+ I
CCO
+ External
(dc + Capacitive) + Internal
(CLB + IOB + Long Line + Pull-up)
Because the control storage of the FPGA is CMOS
static memory, its cells require a very low standby cur-
rent for data retention. In some systems, this low data
retention current characteristic can be used as a
method of preserving configurations in the event of a
primary power loss. The FPGA has built-in powerdown
logic which, when activated, will disable normal opera-
tion of the device and retain only the configuration data.
All internal operation is suspended and output buffers
are placed in their high-impedance state with no pull-
ups. Powerdown data retention is possible with a sim-
ple battery backup circuit, because the power require-
ment is extremely low. For retention at 2.4 V, the
required current is typically on the order of 50 nA.
To force the FPGA into the powerdown state, the user
must pull the
PWRDWN
pin low and continue to supply
a retention voltage to the V
CC
pins of the package.
When normal power is restored, V
CC
is elevated to its
normal operating voltage and
PWRDWN
is returned to a
high. The FPGA resumes operation with the same
internal sequence that occurs at the conclusion of
configuration. Internal I/O and logic block storage ele-
ments will be reset, the outputs will become enabled,
and the DONE/
PROG
pin will be released. No configu-
ration programming is involved.
When the power supply is removed from a CMOS
device, it is possible to supply some power from an
input signal. The conventional electrostatic input pro-
tection is implemented with diodes to the supply and
ground. A positive voltage applied to an I/O will cause
the positive protection diode to conduct and drive the
power pin. This condition can produce invalid power
conditions and should be avoided. A large series resis-
tor might be used to limit the current or a bipolar buffer
may be used to isolate the input signal.
相关PDF资料 |
PDF描述 |
|---|---|
| ATT3042-50S44I | Field-Programmable Gate Arrays |
| ATT3042-50S68I | Field-Programmable Gate Arrays |
| ATT3042-50S84I | Field-Programmable Gate Arrays |
| ATT3042-50T132I | Field-Programmable Gate Arrays |
| ATT3042-50T44I | Field-Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATT3042-50S44I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Gate Arrays |
| ATT3042-50S68I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Gate Arrays |
| ATT3042-50S84I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Gate Arrays |
| ATT3042-50T132I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Gate Arrays |
| ATT3042-50T44I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。