参数资料
| 型号： | BR93L56RF-WE2 |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 18/41页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 2MHZ 8SOP |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (128 x 16) |
| 速度： | 2MHz |
| 接口： | Microwire 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-SOP |
| 包装： | 标准包装 |
| 产品目录页面： | 1380 (CN2011-ZH PDF) |
| 其它名称： | BR93L56RF-WE2DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
BR93L -W Series, 93A □□ -WM Series, BR93H □□ -WC Series
Technical Note
6) When to directly connect DI and DO
This IC has independent input terminal DI and output terminal DO, and separate signals are handled on timing chart,
meanwhile, by inserting a resistance R between these DI and DO terminals, it is possible to carry out control by 1 control line.
Microcontroller
EEPROM
DI/O PORT
DI
R
DO
Fig.80 DI, DO control line common connection
○ Data collision of microcontroller DI/O output and DO output and feedback of DO output to DI input.
Drive from the microcontroller DI/O output to DI input on I/O timing, and signal output from DO output occur at the same
time in the following points.
(1) 1 clock cycle to take in A0 address data at read command
Dummy bit “0” is output to DO terminal.
→ When address data A0 = “1” input, through current route occurs.
EEPROM CS input
EEPROM SK input
“H”
EEPROM DI input
A1
A0
Collision of DI input and DO output
EEPROM DO output
Microcontroller DI/O port
High-Z
A1
A0
0
D15 D14 D13
High-Z
Microcontroller output
Microcontroller input
Fig.81 Collision timing at read data output at DI, DO direct connection
(2) Timing of CS = “H” after write command. DO terminal in READY / BUSY function output.
When the next start bit input is recognized, “HIGH-Z” gets in.
→ Especially, at command input after write, when CS input is started with microcontroller DI/O output “L”,
READY output “H” is output from DO terminal, and through current route occurs.
Feedback input at timing of these (1) and (2) does not cause disorder in basic operations, if resistance R is inserted.
～ ～
EEPROM CS input
EEPROM SK input
EEPROM DI input
Write command
Write command
Write command
～ ～
～ ～
～ ～
～ ～
～ ～
BUSY
EEPROM DO output
Write command
～ ～
READY
～ ～
READY
High-Z
Collision of DI input and DO output
Microcontroller DI/O port
Write command
BUSY
～ ～
READY
～ ～
Microcontroller output
Microcontroller input
Microcontroller output
Fig.82 Collision timing at DI, DO direct connection
Note) As for the case (2), attention must be paid to the following.
When status READY is output, DO and DI are shared, DI=”H” and the microcontroller DI/O=”High-Z” or the microcontroller DI/O=”H”,if SK clock is
input, DO output is input to DI and is recognized as a start bit, and malfunction may occur. As a method to avoid malfunction, at status READY
output, set SK=“L”, or start CS within 4 clocks after “H” of READY signal is output.
CS
SK
Start bit
Because DI=”H”, set
SK=”L” at CS rise.
DI
READY
DO
High-Z
Fig.83 Start bit input timing at DI, DO direct connection
www.rohm.com
? 2011 ROHM Co., Ltd. All rights reserved.
18/40
2011.09 - Rev.G
相关PDF资料 |
PDF描述 |
|---|---|
| AGLN125V2-ZCSG81 | IC FPGA NANO 1KB 125K 81-CSP |
| A3PN250-VQ100 | IC FPGA NANO 250K GATES 100-VQFP |
| BR93L46RFJ-WE2 | IC EEPROM 1KBIT 2MHZ 8SOP |
| A3PN250-ZVQG100 | IC FPGA NANO 250K GATES 100-VQFP |
| A3PN250-ZVQ100 | IC FPGA NANO 250K GATES 100-VQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BR93L56-W | 功能描述:IC EEPROM 2KBIT 2MHZ 8DIP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:256K (32K x 8) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:28-TSSOP（0.465"，11.8mm 宽） 供应商设备封装:28-TSOP 包装:带卷 (TR) 其它名称:71V256SA15PZGI8 |
| BR93L66 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:EEPROM |
| BR93L66F | 制造商:未知厂家 制造商全称:未知厂家 功能描述:EEPROM |
| BR93L66FJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:EEPROM |
| BR93L66FJ-W | 制造商:ROHM 制造商全称:Rohm 功能描述:Microwire BUS 4Kbit(256 x 16bit) EEPROM |
发布紧急采购，3分钟左右您将得到回复。