- 您现在的位置：买卖IC网 > PDF目录223464 > BU-66318G0-110 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PQFP208 PDF资料下载
参数资料
| 型号： | BU-66318G0-110 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PQFP208 |
| 封装： | 28 X 28 MM, 1.40 MM HEIGHT, LQFP-208 |
| 文件页数： | 13/32页 |
| 文件大小： | 278K |
| 代理商： | BU-66318G0-110 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
20
Data Device Corporation
www.ddc-web.com
BU-66318
B-09/05-0
TABLE 22. LOCAL PROCESSOR TO BU-66318
MEMORY MAP
RD/WR
A1
A2
FUNCTION
0
Write to ACE-Bridge IRQ register (generates a
PCI interrupt)
0
1
not used
0
1
0
Write to Sub-System Vendor ID
0
1
Write to Sub-System Device ID
1
0
Read ACE-Bridge IRQ register
1
0
1
not used
1
0
Read Sub-System Vendor ID
1
Read Sub-System Device ID
FIGURE 12 illustrates a write by the ACE-Bridge into the local
bus RAM. The figure includes local bus arbitration showing the
ACE-Bridge acquiring control of the local bus. Note that the tim-
ing is shown with zero extra setup time (Reg 1 bits 29 & 28 = 0).
Also note that the example shows the ACE-Bridge releasing the
bus after the double word write. If the bus arbiter "parked" GNT
(GNT# remains asserted after ACK is asserted) at the ACE-
Bridge and the ACE-Bridge had other words to write to the RAM,
the ACE-Bridge would NOT release the bus until GNT was
negated (and it completed it's write cycle) or it emptied it's write
FIFO. In this case, with GNT# negated after ACK# was assert-
ed, the ACE-Bridge would have to renegotiate for the local bus if
the ACE-Bridge had more words to transfer from it's write FIFO
to the local bus.
LOCAL PROCESSOR TO BU-66318 MEMORY MAP
The BU-66318 ACE-Bridge contains a register area that is
accessible by the local CPU. These register locations are
mapped out and are accessed by the lower two bits of the
address bus (A1 - A0).
Although there are eight addresses mapped, there are currently
four useable registers contained in the mapping. Registers are
used to write and read the subsystem vendor and subsystem
device ID's, and to read and write the IRQ registers.
The local CPU accesses ACE-Bridge register space by first
asserting the CS signal low and then driving a valid address onto
the address bus. Following a valid address being read, the BU-
66318 will then either drive the requested information onto the
data bus, or will read information from the data bus and store it
in the requested register. B_RDY is the ACE-Bridge's handshake
signal that indicates the data bus is valid for a read operation or
that the data bus has been written to the selected internal regis-
ter.
相关PDF资料 |
PDF描述 |
|---|---|
| BU2294AF | 67.735842 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| BU3076HFV-TR | 67.5 MHz, OTHER CLOCK GENERATOR, PDSO6 |
| BU6836 | PCMCIA BUS CONTROLLER, PBGA256 |
| BU7346GUL | 38 MHz, OTHER CLOCK GENERATOR, PBGA6 |
| BUF01900AIDRCR | SPECIALTY ANALOG CIRCUIT, PDSO10 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU6650NUX | 制造商:ROHM 制造商全称:Rohm 功能描述:3ch CMOS LDO Regulators |
| BU6650NUX_11 | 制造商:ROHM 制造商全称:Rohm 功能描述:3ch CMOS LDO Regulators |
| BU6650NUX-TR | 功能描述:低压差稳压器 - LDO LDO REG 0.2A 8PIN 2.8V 2.8V 1.8V RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| BU6651NUX | 制造商:ROHM 制造商全称:Rohm 功能描述:High-speed Load Response Full CMOS LDP Regulators |
| BU6651NUX-TR | 功能描述:低压差稳压器 - LDO LDO REG 0.2A 8PIN 2.8V 1.8V 1.5V RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
发布紧急采购，3分钟左右您将得到回复。