- 您现在的位置：买卖IC网 > PDF目录256110 > BX80532RC2300B (INTEL CORP) 32-BIT, 2300 MHz, MICROPROCESSOR PDF资料下载
参数资料
| 型号： | BX80532RC2300B |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 2300 MHz, MICROPROCESSOR |
| 文件页数： | 10/99页 |
| 文件大小： | 4142K |
| 代理商： | BX80532RC2300B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
18
Datasheet
Electrical Specifications
2.5
Reserved, Unused Pins, and TESTHI[12:0]
All RESERVED pins must remain unconnected. Connection of these pins to VCC, VSS, or to any
other signal (including each other) can result in component malfunction or incompatibility with
future processors. See Chapter 5.0 for a processor pin listing, and the location of all RESERVED
pins.
For reliable operation, always connect unused inputs or bidirectional signals that are not terminated
on the die to an appropriate signal level. Note that on-die termination has been included on the
Celeron processor on 0.13 micron process to allow signals to be terminated within the processor
silicon. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is
provided on the processor silicon. Table 4 lists details on AGTL+ signals that do not include on-die
termination. Unused active high inputs should be connected through a resistor to ground (VSS).
Refer to the appropriate platform design guide in Table 1 for the appropriate resistor values.
Unused outputs can be left unconnected. However, this may interfere with some TAP functions,
may complicate debug probing, and may prevent boundary scan testing. A resistor must be used
when tying bidirectional signals to power or ground. When tying any signal to power or ground, a
resistor will allow for system testability. For unused AGTL+ input or I/O signals that do not have
on-die termination, use pull-up resistors of the same value in place of the on-die termination
The TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die
termination. Inputs and used outputs must be terminated on the system board. Unused outputs can
be terminated on the system board or can be left unconnected. Signal termination for these signal
types is discussed in the appropriate Platform Design Guide listed in Table 1, and the
ITP700 Debug Port Design Guide.
The TESTHI pins should be tied to the processor VCC using a matched resistor with a resistance
value within ± 20% of the impedance of the board transmission line traces. For example, if the
trace impedance is 50
, then a value between 40 and 60 is required.
The TESTHI pins may use individual pull-up resistors, or may be grouped together as follows. A
matched resistor should be used for each group:
1. TESTHI[1:0]
2. TESTHI[5:2]
3. TESTHI[10:8]
4. TESTHI[12:11]
Additionally, if the ITPCLKOUT[1:0] pins are not used (refer to Section 5.2), they can be
connected individually to VCC using matched resistors, or can be grouped with TESTHI[5:2] with
a single matched resistor. If they are being used, individual termination with 1 k
resistors is
required. Tying ITPCLKOUT[1:0] directly to VCC or sharing a pull-up resistor to VCC will
prevent use of debug interposers. This implementation is strongly discouraged for system boards
that do not implement an inboard debug port.
As an alternative, group2 (TESTHI[5:2]), and the ITPCLKOUT[1:0] pins may be tied directly to
the processor VCC
. This has no impact on system functionality. TESTHI[0] and TESTHI[12] may
also be tied directly to the processor VCC if resistor termination is a problem, but matched resistor
termination is recommended. In the case of the ITPCLKOUT[1:0] pins, a direct tie to VCC is
strongly discouraged for system boards that do not implement an onboard debug port.
相关PDF资料 |
PDF描述 |
|---|---|
| BU-65743F8-310 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 |
| BU-61559D1-390Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D1-620Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-330Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D2-330 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80532RC2500B | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 0.13UM 2.5GHZ 478-PIN FCPGA2 - Boxed Product (Development Kits) |
| BX80532RC2600B | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 0.13UM 2.6GHZ - Boxed Product (Development Kits) |
| BX80532RC2800B | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 0.13UM 2.8GHZ - Boxed Product (Development Kits) |
| BX80536NC1700EJ | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 390 RISC 64-BIT 90NM 1.7GHZ 1.05V - Boxed Product (Development Kits) |
| BX80537T5500 S L9SH | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5500 64-Bit 65nm 1.66GHz 1.05V 478-Pin FCPGA6 |
发布紧急采购，3分钟左右您将得到回复。