参数资料
型号: C8051F300-TB
厂商: Silicon Laboratories Inc
文件页数: 21/178页
文件大小: 0K
描述: BOARD PROTOTYPING W/C8051F300
标准包装: 1
类型: MCU
适用于相关产品: C8051F300
所含物品:
SCL
Timer Source
Overflows
SCL High Timeout
T
Low
T
High
Rev. 2.9
117
C8051F300/1/2/3/4/5
Figure 13.4. Typical SMBus SCL Generation
Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA
setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high.
The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable
after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times
meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 13.2 shows the min-
imum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically
necessary when SYSCLK is above 10 MHz.
Table 13.2. Minimum SDA Setup and Hold Times
EXTHOLD
Minimum SDA Setup Time
Minimum SDA Hold Time
0
Tlow – 4 system clocks
OR
1 system clock + s/w delay*
3 system clocks
1
11 system clocks
12 system clocks
*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w
delay occurs between the time SMB0DAT or ACK is written and when SI is cleared.
Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w
delay is zero.
With the SMBTOE bit set, Timer 2 should be configured to overflow after 25 ms in order to detect SCL low
timeouts (see Section “13.3.3. SCL Low Timeout” on page 114). The SMBus interface will force Timer 2
to reload while SCL is high, and allow Timer 2 to count when SCL is low. The Timer 2 interrupt service rou-
tine should be used to reset SMBus communication by disabling and reenabling the SMBus. Timer 2 con-
figuration is described in Section “15.2. Timer 2” on page 151.
SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will
be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see
Figure 13.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an
interrupt will be generated, and STO will be set).
相关PDF资料
PDF描述
0210391037 CABLE JUMPER 1MM .102M 33POS
C8051F226-TB BOARD PROTOTYPING W/C8051F226
C8051F330-TB BOARD PROTOTYPING W/C8051F330
LGU2G101MELA CAP ALUM 100UF 400V 20% SNAP
SDR-Q SCOTCH CODE REFILL Q
相关代理商/技术参数
参数描述
C8051F300-TB-K 功能描述:BOARD PROTOTYPING W/C8051F300 制造商:silicon labs 系列:- 零件状态:在售 板类型:评估平台 类型:MCU 8-位 核心处理器:8051 操作系统:- 平台:- 配套使用产品/相关产品:C8051F30x 安装类型:固定 内容:板 标准包装:1
C8051F301 功能描述:8位微控制器 -MCU 8KB 2%osc RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
C8051F301-GM 功能描述:8位微控制器 -MCU 8KB 11P MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
C8051F301-GMR 功能描述:8位微控制器 -MCU 8KB 11P MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
C8051F301-GS 功能描述:8位微控制器 -MCU 8KB Flash 2%osc RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT