参数资料
| 型号： | CDB5460AU |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 26/54页 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR CS5460A |
| 标准包装： | 1 |
| 主要目的： | 电源管理，电度表/功率表 |
| 嵌入式： | 是，MCU，8 位 |
| 已用 IC / 零件： | CS5460A |
| 主要属性： | 1 相电流和电压监控 |
| 次要属性： | 图形用户接口，SPI? 和 USB 接口 |
| 已供物品： | 板，线缆，软件 |
| 相关产品： | CS5460A-BSZR-ND - IC ENERGY METERING 1PHASE 24SSOP 598-1701-ND - IC PWR/ENERGY 1PH BIDIR 24SSOP 598-1700-ND - IC PWR/ENERGY 1PH BIDIR 24SSOP 598-1094-5-ND - IC ENERGY METERING 1PHASE 24SSOP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
CS5460A
3.3.3 Application Note AN225
For more information on Auto-boot mode, see the
AN225 , “USING THE CS5460A AUTO-BOOT
MODE”.
3.4 Interrupt and Watchdog Timer
3.4.1 Interrupt
The INT pin is used to indicate that an event has
taken place in the CS5460A that (may) need atten-
tion. These events inform the meter system about
operation conditions and internal error conditions.
The INT signal is created by combining the Status
Register with the Mask Register. Whenever a bit in
the Status Register becomes active, and the corre-
sponding bit in the Mask Register is a logic 1, the
INT signal becomes active.
3.4.1.1 Clearing the Status Register
Unlike the other registers, the bits in the Status
Register can only be cleared (set to logic 0). When
a word is written to the Status Register, any 1s in
the word will cause the corresponding bits in the
Status Register to be cleared. The other bits of the
Status Register remain unchanged. This allows the
clearing of particular bits in the register without
having to know the state of the other bits. This
mechanism is designed to facilitate handshaking
and to minimize the risk of losing events that ha-
ven’t been processed yet.
3.4.1.2 Typical use of the INT pin
The steps below show how interrupts can be han-
dled by the on-board MCU.
Step H3 - Clear the Status Register by writing
back the value read in step H0.
Step H4 - Re-enable interrupts.
Step H5 - Return from interrupt service routine.
This handshaking procedure insures that any
new interrupts activated between steps H0 and
H3 are not lost (cleared) by step H3.
3.4.1.3 INT Active State
The behavior of the INT pin is controlled by the SI1
and SI0 bits of the Configuration Register. The pin
can be active low (default), active high, active on a
return to logic 0 (pulse-low), or active on a return to
logic 1 (pulse-high).
If the interrupt output signal format is set for either
active-high or active-low assertion, the interrupt
condition is cleared when the bits of the Status
Register are returned to their inactive state. If the
interrupt output signal format is set for either
pulse-high or pulse-low, note that the duration of
the INT pulse will be at least one MCLK/K cycle, al-
though in some cases the pulse may last for 2
MCLK/K cycles.
3.4.1.4 Exceptions
The IC (Invalid Command) bit of the Status Regis-
ter can only be cleared by performing the port ini-
tialization sequence. This is also the only Status
Register bit that is active low.
To properly clear the WDT (Watch Dog Timer) bit
of the Status Register, first read the Energy Regis-
ter, then clear the bit in the Status Register.
?
?
Initialization :
Step I0 - All Status bits are cleared by writing
FFFFFF (Hex) into the Status Register.
Step I1 - The conditional bits which will be used
to generate interrupts are then written to logic
1 in the Mask Register.
Step I2 - Enable interrupts.
Interrupt Handler Routine :
3.4.2 Watch Dog Timer
The Watch Dog Timer (WDT) is provided as a
means of alerting the system that there is a poten-
tial breakdown in communication with the micro-
controller. By allowing the WDT to cause an
interrupt, a controller can be brought back, from
some unknown code space, into the proper code
for processing the data created by the converter.
The time-out is preprogrammed to approximately 5
26
Step H0 - Read the Status Register.
Step H1 - Disable all interrupts.
Step H2 - Branch to the proper interrupt service
routine.
seconds. The countdown restarts each time the
Energy Register is read. Under typical situations,
the Energy Register is read every second. As a re-
sult, the WDT will not time out. Other applications
that use the watchdog timer will need to ensure
DS487F5
相关PDF资料 |
PDF描述 |
|---|---|
| CDB5461AU | BOARD EVAL & SOFTWARE CS5461A |
| CDB5466U | BOARD EVAL & SOFTWARE CS5466 ADC |
| CDB5467U | BOARD EVAL FOR CS5467 ADC |
| CDB5560-2 | DEV BOARD FOR CS5560 W/SE INPUT |
| CDB5571-2 | DEV BOARD FOR CS5571 W/SE INPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB5460AU-Z | 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5460 - Bulk |
| CDB5461 | 制造商:Cirrus Logic 功能描述:EVAL BD FOR CS5461 - Bulk |
| CDB5461A | 功能描述:EVAL BOARD FOR CS5461 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035 |
| CDB5461AU | 功能描述:数据转换 IC 开发工具 Eval Bd Sngl-Phase Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5461AU-Z | 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5461 WITH USB - Bulk |
发布紧急采购，3分钟左右您将得到回复。