- 您现在的位置：买卖IC网 > Datasheet目录969 > CDK5581 (Cirrus Logic Inc)KIT BOARD FOR CDB5581 ADC Datasheet资料下载
参数资料
| 型号： | CDK5581 |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 13/32页 |
| 文件大小： | 0K |
| 描述： | KIT BOARD FOR CDB5581 ADC |
| 标准包装： | 1 |
| 系列： | CapturePLUS™II |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 200k |
| 数据接口： | 串行 |
| 输入范围： | ±2.048 V |
| 在以下条件下的电源（标准）： | 85mW @ 200kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5581 |
| 已供物品： | 2 个板，线缆，CD，电源 |
| 产品目录页面： | 756 (CN2011-ZH PDF) |
| 相关产品： | 598-1272-5-ND - IC ADC 16BIT 1CH 200KSPS 24SSOP |
| 其它名称： | 598-1574 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
3/25/08
14:34
CS5581
2. OVERVIEW
The CS5581 is a 16-bit analog-to-digital converter capable of 200 kSps conversion rate. The analog input
accepts a single-ended input with a magnitude of ±VREF / 2 volts. The ADC uses a low-latency digital filter
architecture. The filter is designed for fast settling and settles to full accuracy in one conversion.
The converter is a serial output device. The serial port can be configured to function as either a master or
a slave.
The converter can operate from an analog supply of 5V or from ±2.5V. The digital interface supports stan-
dard logic operating from 1.8, 2.5, or 3.3 V.
The CS5581 may convert at rates up to 200 kSps when operating from a 16 MHz input clock.
3. THEORY OF OPERATION
The CS5581 converter provides high-performance measurement of DC or AC signals. The converter can
be used to perform single conversions or continuous conversions upon command. Each conversion is in-
dependent of previous conversions and settles to full specified accuracy, even with a full-scale input volt-
age step. This is due to the converter architecture which uses a combination of a high-speed delta-sigma
modulator and a low-latency filter architecture.
Once power is established to the converter, a reset must be performed. A reset initializes the internal con-
verter logic.
If CONV is held low, the converter will convert continuously with RDY falling every 80 MCLKs. This is
equivalent to 20 0 kSps if MCLK = 16.0 MHz. If CONV is tied to RDY, a conversion will occur every 82
MCLKs. If CONV is operated asynchronously to MCLK, it may take up to 84 MCLKs from CONV falling to
RDY falling.
Multiple converters can operate synchronously if they are driven by the same MCLK source and CONV
to each converter falls on the same MCLK falling edge. Alternately, CONV can be held low and all devices
can be synchronized if they are reset with RST rising on the same falling edge of MCLK.
The output coding of the conversion word is a function of the BP/UP pin.
3.1 Converter Operation
The converter should be reset after the power supplies and voltage reference are stable.
The CS5581 converts at 200 kSps when synchronously operated (CONV = VLR) from a 16.0 MHz master
clock. Conversion is initiated by taking CONV low. A conversion lasts 80 master clock cycles, but if CONV
is asynchronous to MCLK there may be an uncertainty of 0-4 MCLK cycles after CONV falls to when a
conversion actually begins. This may extend the throughput to 84 MCLKs per conversion.
When the conversion is completed, the output word is placed into the serial port and RDY goes low. To
convert continuously, CONV should be held low. In continuous conversion mode with CONV held low, a
conversion is performed in 80 MCLK cycles. Alternately RDY can be tied to CONV and a conversion will
occur every 82 MCLK cycles.
To perform only one conversion, CONV should return high at least 20 master clock cycles before RDY
falls.
DS796PP1
13
相关PDF资料 |
PDF描述 |
|---|---|
| CF1176-000 | SHIELD TERMINATOR |
| SMS4SE4K9 | 集管和线壳 4P QIKMATE PIN STRT PC BOARDMOUNT |
| CF6147-000 | CABLE TERMINATION |
| CF6153-000 | HEAT SHRINK TUBING |
| 22-56-6507 | 集管和线壳 CGrid SL Hsg Opt F D Hsg Opt F DR 50Ckt |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDK6 | 制造商:SPC Multicomp 功能描述:TERMINAL BLOCK 6MM 2DECK 制造商:SPC Multicomp 功能描述:TERMINAL BLOCK, 6MM, 2DECK |
| CDK7058 | 制造商:Renesas Electronics Corporation 功能描述:SUPPTOOL_RTE - Bulk |
| CDK8307 | 制造商:CADEKA 制造商全称:CADEKA 功能描述:12/13-bit, 20/40/50/65MSPS, Eight Channel, Ultra Low Power ADC with LVDS |
| CDK8307_1A | 制造商:CADEKA 制造商全称:CADEKA 功能描述:12/13-bit, 20/40/50/65/80MSPS, Eight Channel, Ultra Low Power ADC with LVDS |
| CDK8307AILP64 | 制造商:CADEKA 制造商全称:CADEKA 功能描述:12/13-bit, 20/40/50/65MSPS, Eight Channel, Ultra Low Power ADC with LVDS |
发布紧急采购，3分钟左右您将得到回复。