参数资料
型号: CDK5581
厂商: Cirrus Logic Inc
文件页数: 22/32页
文件大小: 0K
描述: KIT BOARD FOR CDB5581 ADC
标准包装: 1
系列: CapturePLUS™II
ADC 的数量: 1
位数: 16
采样率(每秒): 200k
数据接口: 串行
输入范围: ±2.048 V
在以下条件下的电源(标准): 85mW @ 200kSPS
工作温度: -40°C ~ 85°C
已用 IC / 零件: CS5581
已供物品: 2 个板,线缆,CD,电源
产品目录页面: 756 (CN2011-ZH PDF)
相关产品: 598-1272-5-ND - IC ADC 16BIT 1CH 200KSPS 24SSOP
其它名称: 598-1574
3/25/08
14:34
CS5581
Figure 16 illustrates the noise floor of the converter from 0.1 Hz to 100 kHz. While the plot does exhibit
some 1/f noise at lower frequencies, the noise floor is entirely free of spurious frequency content due to
digital activity inside the chip.
Figure 17 illustrates a noise histogram of 4096 samples.
0
-20
Shorted Input
2M Samples @ 200 kSps
16 Averages
-40
-60
-80
-100
-120
-140
-160
0.1
1
10
100
1k
10k
100k
Frequency (Hz)
Figure 16. Spectral Plot of Noise with Shorted Input
900
800
700
600
500
400
300
200
100
0
Mean = -0.61
Std. Dev = 2.33
-8
-7
-6
-5
-4
-3
-2
-1
0
1
2
3
4
5
6
7
8
Output (Codes)
Figure 17. Noise Histogram (4096 Conversions)
22
DS796PP1
相关PDF资料
PDF描述
CF1176-000 SHIELD TERMINATOR
SMS4SE4K9 集管和线壳 4P QIKMATE PIN STRT PC BOARDMOUNT
CF6147-000 CABLE TERMINATION
CF6153-000 HEAT SHRINK TUBING
22-56-6507 集管和线壳 CGrid SL Hsg Opt F D Hsg Opt F DR 50Ckt
相关代理商/技术参数
参数描述
CDK6 制造商:SPC Multicomp 功能描述:TERMINAL BLOCK 6MM 2DECK 制造商:SPC Multicomp 功能描述:TERMINAL BLOCK, 6MM, 2DECK
CDK7058 制造商:Renesas Electronics Corporation 功能描述:SUPPTOOL_RTE - Bulk
CDK8307 制造商:CADEKA 制造商全称:CADEKA 功能描述:12/13-bit, 20/40/50/65MSPS, Eight Channel, Ultra Low Power ADC with LVDS
CDK8307_1A 制造商:CADEKA 制造商全称:CADEKA 功能描述:12/13-bit, 20/40/50/65/80MSPS, Eight Channel, Ultra Low Power ADC with LVDS
CDK8307AILP64 制造商:CADEKA 制造商全称:CADEKA 功能描述:12/13-bit, 20/40/50/65MSPS, Eight Channel, Ultra Low Power ADC with LVDS