参数资料
| 型号： | CS5301GDWR32G |
| 厂商： | ON Semiconductor |
| 文件页数： | 12/19页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM 32-SOIC |
| 产品变化通告： | Product Obsolescence 24/Jan/2011 |
| 标准包装： | 1 |
| PWM 型： | 电流/电压模式，V²? |
| 输出数： | 1 |
| 频率 - 最大： | 1MHz |
| 电源电压： | 4.7 V ~ 20 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 32-SOIC（0.295"，7.50mm 宽） |
| 包装： | 剪切带 (CT) |
| 其它名称： | CS5301GDWR32GOSCT |
CS5301
APPLICATIONS INFORMATION
FIXED FREQUENCY MULTI?PHASE CONTROL
In a multi?phase converter, multiple converters are
connected in parallel and are switched on at different times.
This reduces output current from the individual converters
and increases the apparent ripple frequency. Because several
converters are connected in parallel, output current can ramp
up or down faster than a single converter (with the same
value output inductor) and heat is spread among multiple
components.
The CS5301 uses a three?phase, fixed frequency,
Enhanced V 2 architecture. Each phase is delayed 120 ° from
the previous phase. Normally GATE(H) transitions high at
the beginning of each oscillator cycle. Inductor current
ramps up until the combination of the current sense signal
and the output ripple trip the PWM comparator and bring
GATE(H) low. Once GATE(H) goes low, it will remain low
until the beginning of the next oscillator cycle. While
GATE(H) is high, the enhanced V 2 loop will respond to line
and load transients. Once GATE(H) is low, the loop will not
respond again until the beginning of the next cycle.
Therefore, constant frequency Enhanced V 2 will typically
respond within 1/3 of the off?time for a three?phase
converter.
The Enhanced V 2 architecture measures and adjusts
current in each phase. An additional input (CS x ) for inductor
current information has been added to the V 2 loop for each
phase as shown in Figure 9.
current increases the voltage on the positive pin of the PWM
comparator rises and terminates the PWM cycle. If the
inductor starts the cycle with a higher current, the PWM
cycle will terminate earlier providing negative feedback.
The CS5301 provides a CS x input for each phase, but the
CS REF , V FB and COMP inputs are common to all phases.
Current sharing is accomplished by referencing all phases to
the same V FB and COMP pins, so that a phase with a larger
current signal will turn off earlier than phases with a smaller
current signal.
Including both current and voltage information in the
feedback signal allows the open loop output impedance of
the power stage to be controlled. If the COMP pin is held
steady and the inductor current changes, there must also be
a change in the output voltage. Or, in a closed loop
configuration when the output current changes, the COMP
pin must move to keep the same output voltage. The required
change in the output voltage or COMP pin depends on the
scaling of the current feedback signal and is calculated as
D V + RS CSA Gain D I
The single?phase power stage output impedance is:
Single Stage Impedance + D V D I + RS CSA Gain.
The multi?phase power stage output impedance is the
single?phase output impedance divided by the number of
phases. The output impedance of the power stage determines
how the converter will respond during the first few m s of a
transient before the feedback loop has repositioned the
COMP pin.
Ipkout (per phase) + COMP
SWNODE
V OUT
L
R L
R S
CS X
CS REF
+
CSA
OFFSET
+
+
+
PWM
COMP
+
The peak output current of each phase can also be
calculated from;
V * VFB * VOFFSET
RS CSA Gain
Figure 10 shows the step response of a single phase with the
COMP pin at a fixed level. Before T1 the converter is in
+
+
V FB
DAC OUT
COMP
E.A.
+
normal steady state operation. The inductor current provides
the PWM ramp through the Current Share Amplifier. The
PWM cycle ends when the sum of the current signal, voltage
signal and OFFSET exceed the level of the COMP pin. At T1
the output current increases and the output voltage sags. The
next PWM cycle begins and the cycle continues longer than
Figure 9. Enhanced V 2 Feedback and Current
Sense Scheme
The inductor current is measured across R S , amplified by
CSA and summed with the OFFSET and Output Voltage at
the non?inverting input of the PWM comparator. The
inductor current provides the PWM ramp and as inductor
previously while the current signal increases enough to make
up for the lower voltage at the V FB pin and the cycle ends at
T2. After T2 the output voltage remains lower than at light
load and the current signal level is raised so that the sum of
the current and voltage signal is the same as with the original
load. In a closed loop system the COMP pin would move
higher to restore the output voltage to the original level.
http://onsemi.com
12
相关PDF资料 |
PDF描述 |
|---|---|
| CS8126-1YDPSR7G | IC REG LDO 5V .5A D2PAK-7 |
| CS8147YTHA5 | IC REG LDO 10V/5V TO220-5 |
| CS8182YDFR8G | IC REG LDO ADJ .2A 8SOIC |
| CS8221YDPR3G | IC REG LDO 5V .1A D2PAK-3 |
| CS82C37A96 | IC CMOS DMA CONTROLLER 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5302 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Two−Phase Buck Controller with Integrated Gate Drivers and 4−Bit DAC |
| CS5302/D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Two-Phase Buck Controller with Integrated Gate Drivers and 4-Bit DAC |
| CS5302GDW28 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Two−Phase Buck Controller with Integrated Gate Drivers and 4−Bit DAC |
| CS5302GDWR28 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: |
| CS5303 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Three−Phase Buck Controller with Integrated Gate Drivers |
发布紧急采购，3分钟左右您将得到回复。