参数资料
型号: CY39050V208-125NTXI
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: PLD
英文描述: LOADABLE PLD, 10 ns, PQFP208
封装: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件页数: 17/86页
文件大小: 2802K
代理商: CY39050V208-125NTXI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 24 of 86
Dual-Port Synchronous Mode Parameters
tCHMCYC1
9.5
10
15
20
ns
tCHMCYC2
5.0
5.3
5.4
7.4
10.6
ns
tCHMS
3.0
3.3
3.9
5.0
6.0
ns
tCHMH
0
ns
tCHMDV1
10
11
12
17
20
ns
tCHMDV2
7.0
7.5
8.0
10
15
ns
tCHMBDV
8.5
9.0
10.0
14.0
16.0
ns
tCHMMACS1
8.5
9.0
10.0
14.0
16.0
ns
tCHMMACS2
4.8
5.0
5.5
8.0
10
ns
tMACCHMS1
4.6
5.0
5.4
7.6
9.0
ns
tMACCHMS2
7.3
7.7
10.0
13.0
ns
Synchronous FIFO Data Parameters
tCHMCLK
4.8
5.0
5.4
7.4
10.6
ns
tCHMFS
3.7
4.0
4.3
6.0
7.0
ns
tCHMFH
0
ns
tCHMFRDV
6.5
7.0
7.5
10.0
13.0
tCHMMACS
4.6
5.0
5.4
7.4
10.6
ns
tMACCHMS
4.7
5.0
5.4
7.4
10.6
ns
Synchronous FIFO Flag Parameters
tCHMFO
10.5
11
11.5
15
20
ns
tCHMMACF
8.5
9
9.5
13
17
ns
tCHMFRS
4.5
5.0
5.5
8.0
10
ns
tCHMFRSR
3.6
4.0
4.4
6.6
8.0
ns
tCHMFRSF
9.5
10.0
11.0
15.0
18.0
ns
tCHMSKEW1
1.8
2.0
2.2
3.2
4.0
ns
tCHMSKEW2
1.8
2.0
2.2
3.2
4.0
ns
tCHMSKEW3
4.6
5.0
5.4
7.4
10.6
ns
Internal Parameters
tCHMCHAA
6.5
7.0
7.5
10.0
13.0
ns
Channel Memory Timing Parameter Values Over the Operating Range (continued)
Switching Waveforms
Combinatorial Output
tPD
INPUT
COMBINATORIAL
OUTPUT
相关PDF资料
PDF描述
CY39050V208-233NTXC LOADABLE PLD, 7.2 ns, PQFP208
CY39050V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY39050V208-83NTXI LOADABLE PLD, 15 ns, PQFP208
CY39200V208-181NTXC LOADABLE PLD, 8.5 ns, PQFP208
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
相关代理商/技术参数
参数描述
CY39050V208-181BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BBI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BGC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BGI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181MBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities