参数资料
型号: CY39050V208-125NTXI
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: PLD
英文描述: LOADABLE PLD, 10 ns, PQFP208
封装: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件页数: 76/86页
文件大小: 2802K
代理商: CY39050V208-125NTXI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 78 of 86
F10
IO7
F11
IO/VREF7
F12
IO/VREF7
F13
IO6/Lock
F14
IO6
F15
IO/VREF6
F16
IO/VREF6
F17
IO6
F18
IO6
F19
IO6
F20
IO6
F21
GND
F22
NC
IO5
F23
VCCIO5
F24
NC
IO/VREF5
F25
NC
F26
NC
G1
NC
G2
NC
G3
NC
IO0
G4
NC
IO0
G5
NC
IO0
G6
IO0
G7
GND
G8
IO7
G9
IO7
G10
IO7
G11
VCCIO7
G12
VCC
G13
IO/VREF7
G14
IO/VREF6
G15
VCCPLL
G16
VCCIO6
G17
IO6
G18
IO6
G19
IO6
G20
GND
G21
TDO
G22
NC
IO5
G23
NC
IO5
G24
NC
IO5
G25
NC
G26
NC
H1
NC
Table 15. 676 FBGA Pin Table (continued)
Pin
CY39100
CY39200
H2
NC
H3
NC
IO0
H4
IO0
H5
IO0
H6
IO0
H7
IO0
H8
GND
H9
IO7
H10
IO7
H11
VCCIO7
H12
VCCIO7
H13[19]
IO7
H14[19]
IO6
H15
VCCIO6
H16
VCCIO6
H17
IO6
H18
IO6
H19
GND
H20
TDI
H21
IO5
H22
IO5
H23
IO5
H24
NC
IO5
H25
NC
H26
NC
J1
NC
J2
NC
J3
NC
IO0
J4
IO0
J5
IO0
J6
IO0
J7
IO0
J8
IO0
J9
GND
J10
IO7
J11
IO/VREF7
J12
IO7
J13[19]
IO7
J14[19]
IO6
J15
IO6
J16
IO/VREF6
J17
IO6
J18
GND
J19
TCLK
Table 15. 676 FBGA Pin Table (continued)
Pin
CY39100
CY39200
相关PDF资料
PDF描述
CY39050V208-233NTXC LOADABLE PLD, 7.2 ns, PQFP208
CY39050V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY39050V208-83NTXI LOADABLE PLD, 15 ns, PQFP208
CY39200V208-181NTXC LOADABLE PLD, 8.5 ns, PQFP208
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
相关代理商/技术参数
参数描述
CY39050V208-181BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BBI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BGC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BGI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181MBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities