参数资料
型号: CY7C1177V18-333BZXC
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: SRAM
英文描述: 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
中文描述: 2M X 9 DDR SRAM, 0.45 ns, PBGA165
封装: 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件页数: 19/27页
文件大小: 648K
代理商: CY7C1177V18-333BZXC
CY7C1166V18, CY7C1177V18
CY7C1168V18, CY7C1170V18
Document Number: 001-06620 Rev. *D
Page 26 of 27
Package Diagram
Figure 8. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-85180
A
1
PIN 1 CORNER
15.00±0.10
13.00±0.10
7.00
1.00
0.50
(165X)
0.25 M C A B
0.05 M C
B
A
0.15(4X)
0.35±0.06
SEATING PLANE
0.53±0.05
0.25
C
0.15
C
PIN 1 CORNER
TOP VIEW
BOTTOM VIEW
2
3
4
5
6
7
8
9
10
10.00
14.00
B
C
D
E
F
G
H
J
K
L
M
N
11
10
9
8
67
5
4
3
2
1
P
R
P
R
K
M
N
L
J
H
G
F
E
D
C
B
A
15.00±0.10
13.00±0.10
B
C
1.00
5.00
0.36
-0.06
+0.14
1.40
MAX.
SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD)
NOTES :
PACKAGE WEIGHT : 0.475g
JEDEC REFERENCE : MO-216 / DESIGN 4.6C
PACKAGE CODE : BB0AC
51-85180-*A
相关PDF资料
PDF描述
CY7C1177V18-333BZXI 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1170V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1177V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1215H-100AXC 1-Mbit (32K x 32) Pipelined Sync SRAM
CY7C1215H-100AXI 1-Mbit (32K x 32) Pipelined Sync SRAM
相关代理商/技术参数
参数描述
CY7C1214F-100AC 制造商:Cypress Semiconductor 功能描述:
CY7C1214F-100ACT 制造商:Cypress Semiconductor 功能描述:
CY7C1215F-166AC 制造商:Rochester Electronics LLC 功能描述:1MB (32K X 32) 3.3V PIPELINE SCD - Bulk 制造商:Cypress Semiconductor 功能描述:
CY7C1215H-166AXC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1MBIT 32KX32 3.5NS 100TQFP - Bulk
CY7C1217H-133AXC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk