参数资料
型号: CY7C1177V18-333BZXC
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: SRAM
英文描述: 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
中文描述: 2M X 9 DDR SRAM, 0.45 ns, PBGA165
封装: 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件页数: 21/27页
文件大小: 648K
代理商: CY7C1177V18-333BZXC
CY7C1166V18, CY7C1177V18
CY7C1168V18, CY7C1170V18
Document Number: 001-06620 Rev. *D
Page 3 of 27
Logic Block Diagram (CY7C1168V18)
Logic Block Diagram (CY7C1170V18)
CLK
A(18:0)
Gen.
K
Control
Logic
Address
Register
R
ead
Add.
Decode
Read Data Reg.
R/W
DQ[17:0]
Output
Logic
Reg.
18
36
18
BWS[1:0]
VREF
W
rite
Add.
Decode
18
LD
Control
19
512
K
x
18
Ar
ray
512K
x
18
Array
Write
Reg
Write
Reg
CQ
R/W
DOFF
QVLD
18
CLK
A(17:0)
Gen.
K
Control
Logic
Address
Register
Read
Add.
D
e
code
Read Data Reg.
R/W
DQ[35:0]
Output
Logic
Reg.
36
72
36
BWS[3:0]
VREF
W
rite
Add.
D
e
cod
e
36
LD
Control
18
256K
x
36
Arr
a
y
256K
x
36
Array
Write
Reg
Write
Reg
CQ
R/W
DOFF
QVLD
36
相关PDF资料
PDF描述
CY7C1177V18-333BZXI 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1170V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1177V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1215H-100AXC 1-Mbit (32K x 32) Pipelined Sync SRAM
CY7C1215H-100AXI 1-Mbit (32K x 32) Pipelined Sync SRAM
相关代理商/技术参数
参数描述
CY7C1214F-100AC 制造商:Cypress Semiconductor 功能描述:
CY7C1214F-100ACT 制造商:Cypress Semiconductor 功能描述:
CY7C1215F-166AC 制造商:Rochester Electronics LLC 功能描述:1MB (32K X 32) 3.3V PIPELINE SCD - Bulk 制造商:Cypress Semiconductor 功能描述:
CY7C1215H-166AXC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1MBIT 32KX32 3.5NS 100TQFP - Bulk
CY7C1217H-133AXC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk