参数资料
型号: DC859A
厂商: Linear Technology
文件页数: 11/32页
文件大小: 0K
描述: EVAL BOARD FOR LTC4267
设计资源: DC859A Design File
DC859A Schematic
标准包装: 1
主要目的: 电源管理,以太网供电(POE)
嵌入式:
已用 IC / 零件: LTC4267
已供物品:
LTC4267
19
4267fc
APPLICATIO S I FOR ATIO
WU
UU
Signature Disable Interface
To disable the 25kΩsignatureresistor,connectSIGDISApin
to the VPORTP pin. Alternately, SIGDISA pin can be driven
high with respect to VPORTN. An example of a signature
disable interface is shown in Figure 16, option 2. Note that
the SIGDISA input resistance is relatively large and the
threshold voltage is fairly low. Because of high voltages
present on the printed circuit board, leakage currents from
the VPORTP pin could inadvertently pull SIGDISA high. To
ensure trouble-free operation, use high voltage layout
techniques in the vicinity of SIGDISA. If unused, connect
SIGDISA to VPORTN.
Load Capacitor
The IEEE 802.3af specication requires that the PD maintain
a minimum load capacitance of 5F (provided by C1 in
Figure 11). It is permissible to have a much larger load
capacitor and the LTC4267 can charge very large load
capacitors before thermal issues become a problem. The
load capacitor must be large enough to provide sufcient
energy for proper operation of the switching regulator.
However, the capacitor must not be too large or the PD
design may violate IEEE 802.3af requirements.
If the load capacitor is too large, there can be a problem
with inadvertent power shutdown by the PSE. Consider
the following scenario. If the PSE is running at – 57V
(maximum allowed) and the PD has detected and powered
up, the load capacitor will be charged to nearly – 57V. If
for some reason the PSE voltage is suddenly reduced to
–44V (minimum allowed), the input bridge will reverse bias
and the PD power will be supplied by the load capacitor.
Depending on the size of the load capacitor and the DC load
of the PD, the PD will not draw any power for a period of
time. If this period of time exceeds the IEEE 802.3af 300ms
disconnect delay, the PSE will remove power from the PD.
For this reason, it is necessary to ensure that inadvertent
shutdown cannot occur.
Very small output capacitors (≤10F) will charge very
quickly in current limit. The rapidly changing voltage at
the output may reduce the current limit temporarily, caus-
ing the capacitor to charge at a somewhat reduced rate.
Conversely, charging a very large capacitor may cause the
current limit to increase slightly. In either case, once the
output voltage reaches its nal value, the input current
limit will be restored to its nominal value.
The load capacitor can store signicant energy when fully
charged. The design of a PD must ensure that this energy
is not inadvertently dissipated in the LTC4267. The polar-
ity-protection diode(s) prevent an accidental short on the
cable from causing damage. However, if the VPORTN pin
is shorted to VPORTP inside the PD while the capacitor
is charged, current will ow through the parasitic body
diode of the internal MOSFET and may cause permanent
damage to the LTC4267.
Maintain Power Signature
In an IEEE 802.3af system, the PSE uses the maintain
power signature (MPS) to determine if a PD continues to
require power. The MPS requires the PD to periodically
draw at least 10mA and also have an AC impedance less
than 26.25kΩ in parallel with 0.05F. If either the DC
current is less than 10mA or the AC impedance is above
26.25kΩ, the PSE may disconnect power. The DC current
must be less than 5mA and the AC impedance must be
above 2MΩ to guarantee power will be removed.
Selecting Feedback Resistor Values
The regulated output voltage of the switching regulator is
determined by the resistor divider across VOUT (R1 and
R2 in Figure 11) and the error amplier reference voltage
VREF. The ratio of R2 to R1 needed to produce the desired
voltage can be calculated as:
R2 = R1 (VOUT – VREF)/VREF
In an isolated power supply application, VREF is determined
by the designer’s choice of an external error amplier.
Commercially available error ampliers or programmable
shunt regulators may include an internal reference of
1.25V or 2.5V. Since the LTC4267 internal reference and
error amplier are not used in an isolated design, tie the
VFB pin to PGND.
In a nonisolated power supply application, the LTC4267
onboard internal reference and error amplier can be
used. The resistor divider output can be tied directly to
the VFB pin. The internal reference of the LTC4267 is 0.8V
nominal.
相关PDF资料
PDF描述
P1812R-104K INDUCTOR POWER 100UH SMD
EBA28DTKN-S288 CONN EDGECARD 56POS .125 EXTEND
A3AAB-2606M IDC CABLE- ASC26B/AE26M/ASC26B
EB41-S0K1060X CONN EDGEBOARD DUAL 20POS 3A
H3AKH-3018G IDC CABLE - HSC30H/AE30G/HPK30H
相关代理商/技术参数
参数描述
DC-85FMMT 制造商:Polycase 功能描述:Enclosure;Flanged;PanelMount;ABS,UL94-5VA;Black;8.25x5x4.33 In;DC Series
DC-85FMMT01 制造商:Polycase 功能描述:Enclosure;Flanged;PanelMount;ABS,UL94-5VA;Gray;8.25x5x4.33 In;DC Series
DC-85PMMT 制造商:Polycase 功能描述:Enclosure;Box-Lid;Desktop;ABS,UL94-5VA;Black;8.25x5x4.33 In;DC Series
DC-85PMMT01 制造商:Polycase 功能描述:Enclosure;Box-Lid;Desktop;ABS,UL94-5VA;Gray;8.25x5x4.33 In;DC Series
DC872A 制造商:Linear Technology 功能描述:DEMO BOARD FOR LTC4213CDD 制造商:Linear Technology 功能描述:EVAL BOARD, LTC4213CDD OVERVOLTAGE PROT