参数资料
型号: DC859A
厂商: Linear Technology
文件页数: 13/32页
文件大小: 0K
描述: EVAL BOARD FOR LTC4267
设计资源: DC859A Design File
DC859A Schematic
标准包装: 1
主要目的: 电源管理,以太网供电(POE)
嵌入式:
已用 IC / 零件: LTC4267
已供物品:
LTC4267
20
4267fc
Choose resistance values for R1 and R2 to be as large as
possible to minimize any efciency loss due to the static
current drawn from VOUT, but just small enough so that
when VOUT is in regulation, the error caused by the nonzero
input current from the output of the resistor divider to the
error amplier pin is less than 1%.
Error Amplier and Optoisolator Considerations
In an isolated topology, the selection of the external error
amplier depends on the output voltage of the switching
regulator. Typical error ampliers include a voltage refer-
ence of either 1.25V or 2.5V. The output of the amplier
and the amplier upper supply rail are often tied together
internally. The supply rail is usually specied with a wide
upper voltage range, but it is not allowed to fall below the
reference voltage. This can be a problem in an isolated
switcher design if the amplier supply voltage is not prop-
erly managed. When the switcher load current decreases
and the output voltage rises, the error amplier responds
by pulling more current through the LED. The LED voltage
can be as large as 1.5V, and along with RLIM, reduces the
supply voltage to the error amplier. If the error amp does
not have enough headroom, the voltage drop across the
LED and RLIM may shut the amplier off momentarily,
causing a lock-up condition in the main loop. The switcher
will undershoot and not recover until the error amplier
releases its sink current. Care must be taken to select the
reference voltage and RLIM value so that the error amplier
always has enough headroom. An alternate solution that
avoids these problems is to utilize the LT1431 or LT4430
where the output of the error amplier and amplier supply
rail are brought out to separate pins.
The PD designer must also select an optoisolator such
that its bandwidth is sufciently wider than the bandwidth
of the main control loop. If this step is overlooked, the
main control loop may be difcult to stabilize. The output
collector resistor of the optoisolator can be selected for
an increase in bandwidth at the cost of a reduction in gain
of this stage.
Output Transformer Design Considerations
Since the external feedback resistor divider sets the
output voltage, the PD designer has relative freedom in
selecting the transformer turns ratio. The PD designer
can use simple ratios of small integers (i.e. 1:1, 2:1, 3:2)
which yields more freedom in setting the total turns and
mutual inductance and may allow the use of an off the
shelf transformer.
Transformer leakage inductance on either the primary or
secondary causes a voltage spike to occur after the output
switch (Q1 in Figure 11) turns off. The input supply volt-
age plus the secondary-to-primary referred voltage of the
yback pulse (including leakage spike) must not exceed
the allowed external MOSFET breakdown rating. This spike
is increasingly prominent at higher load currents, where
more stored energy must be dissipated. In some cases,
a “snubber” circuit will be required to avoid overvoltage
breakdown at the MOSFET’s drain node. Application
Note 19 is a good reference for snubber design.
Current Sense Resistor Consideration
The external current sense resistor (RSENSE in Figure 11)
allows the designer to optimize the current limit behavior
for a particular application. As the current sense resistor
is varied from several ohms down to tens of milliohms,
peak swing current goes from a fraction of an ampere to
several amperes. Care must be taken to ensure proper
circuit operation, especially for small current sense resis-
tor values.
Choose RSENSE such that the switching current exercises
the entire range of the ITH/RUNvoltage.Thenominalvoltage
range is 0.7V to 1.9V and RSENSE can be determined by
experiment. The main loop can be temporarily stabilized
by connecting a large capacitor on the power supply. Apply
the maximum load current allowable at the power sup-
ply output based on the class of the PD. Choose RSENSE
such that ITH/RUN approaches 1.9V. Finally, exercise the
output load current over the entire operating range and
ensure that ITH/RUN voltage remains within the 0.7V to
1.9V range. Layout is critical around the RSENSE resistor.
For example, a 0.020Ω sense resistor, with one milliohm
(0.001Ω) of parasitic resistance will cause a 5% reduction
in peak switch current. The resistance of printed circuit
copper traces cannot necessarily be ignored and good
layout techniques are mandatory.
APPLICATIO S I FOR ATIO
WU
UU
相关PDF资料
PDF描述
P1812R-104K INDUCTOR POWER 100UH SMD
EBA28DTKN-S288 CONN EDGECARD 56POS .125 EXTEND
A3AAB-2606M IDC CABLE- ASC26B/AE26M/ASC26B
EB41-S0K1060X CONN EDGEBOARD DUAL 20POS 3A
H3AKH-3018G IDC CABLE - HSC30H/AE30G/HPK30H
相关代理商/技术参数
参数描述
DC-85FMMT 制造商:Polycase 功能描述:Enclosure;Flanged;PanelMount;ABS,UL94-5VA;Black;8.25x5x4.33 In;DC Series
DC-85FMMT01 制造商:Polycase 功能描述:Enclosure;Flanged;PanelMount;ABS,UL94-5VA;Gray;8.25x5x4.33 In;DC Series
DC-85PMMT 制造商:Polycase 功能描述:Enclosure;Box-Lid;Desktop;ABS,UL94-5VA;Black;8.25x5x4.33 In;DC Series
DC-85PMMT01 制造商:Polycase 功能描述:Enclosure;Box-Lid;Desktop;ABS,UL94-5VA;Gray;8.25x5x4.33 In;DC Series
DC872A 制造商:Linear Technology 功能描述:DEMO BOARD FOR LTC4213CDD 制造商:Linear Technology 功能描述:EVAL BOARD, LTC4213CDD OVERVOLTAGE PROT