参数资料
| 型号： | DS1873T+ |
| 厂商： | Maxim Integrated |
| 文件页数： | 24/86页 |
| 文件大小： | 0K |
| 描述： | IC CTLR SFP+ ANLG LDD 28-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 60 |
| 类型： | 激光二极管控制器 |
| 通道数： | 1 |
| 电源电压： | 2.85 V ~ 3.9 V |
| 电流 - 电源： | 2.5mA |
| 工作温度： | -40°C ~ 95°C |
| 封装/外壳： | 28-WFQFN 裸露焊盘 |
| 供应商设备封装： | 28-TQFN-EP（5x5） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 其它名称： | 90-1873T+000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
SFP+ Controller with Analog LDD Interface
Bit write: Transitions of SDA must occur during the
low state of SCL. The data on SDA must remain valid
and unchanged during the entire high pulse of SCL
plus the setup and hold time requirements (Figure
16). Data is shifted into the device during the rising
edge of the SCL.
Bit read: At the end a write operation, the master
must release the SDA bus line for the proper amount
of setup time (Figure 16) before the next rising edge
of SCL during a bit read. The device shifts out each
bit of data on SDA at the falling edge of the previous
SCL pulse and the data bit is valid at the rising edge
of the current SCL pulse. Remember that the master
generates all SCL clock pulses, including when it is
reading bits from the slave.
Acknowledgement (ACK and NACK): An acknowl-
edgement (ACK) or not acknowledge (NACK) is
always the ninth bit transmitted during a byte trans-
fer. The device receiving data (the master during a
read or the slave during a write operation) performs
an ACK by transmitting a zero during the ninth bit. A
device performs a NACK by transmitting a one dur-
ing the 9th bit. Timing (Figure 16) for the ACK and
NACK is identical to all other bit writes. An ACK is
the acknowledgment that the device is properly
receiving data. A NACK is used to terminate a read
sequence or as an indication that the device is not
receiving data.
Byte write: A byte write consists of 8 bits of informa-
tion transferred from the master to the slave (most
SDA
t BUF
significant bit first) plus a 1-bit acknowledgement
from the slave to the master. The 8 bits transmitted
by the master are done according to the bit-write
definition and the acknowledgement is read using
the bit-read definition.
Byte read: A byte read is an 8-bit information trans-
fer from the slave to the master plus a 1-bit ACK or
NACK from the master to the slave. The 8 bits of
information that are transferred (most significant bit
first) from the slave to the master are read by the
master using the bit-read definition, and the master
transmits an ACK using the bit-write definition to
receive additional data bytes. The master must
NACK the last byte read to terminate communication
so the slave returns control of SDA to the master.
Slave address byte: Each slave on the I 2 C bus
responds to a slave address byte sent immediately
following a START condition. The slave address byte
contains the slave address in the most significant 7
bits and the R/ W bit in the least significant bit.
The DS1873 responds to two slave addresses. The
auxiliary memory always responds to a fixed I 2 C
slave address, A0h. The Lower Memory and Tables
00h–08h respond to I 2 C slave addresses that can
be configured to any value between 00h–FEh using
the DEVICE ADDRESS byte (Table 02h, Register
8Ch). The user also must set the ASEL bit (Table
02h, Register 89h) for this address to be active. By
writing the correct slave address with R/ W = 0, the
master indicates it will write data to the slave. If R/ W
t LOW
t F
t HD:STA
t SP
SCL
t HD:STA
t R
t HIGH
t SU:STA
t SU:STO
t HD:DAT
t SU:DAT
STOP
START
REPEATED
START
NOTE: TIMING IS REFERENCED TO V IL(MAX) AND V IH(MIN) .
Figure 16. I 2 C Timing
24
______________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| DS1874T+ | IC CTLR SFP+ ANLG LDD 28-TQFN |
| DS2129S+T&R | IC REGULATOR SCSI 16-SOIC |
| DS2438Z+T&R | IC MONITOR SMART BATTERY 8-SOIC |
| DS2703U+ | IC BATT AUTHENTICATE SHA-1 8UMAX |
| DS2705U+ | IC AUTHENTICATE SHA-1 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1873T+ | 功能描述:ADC / DAC多通道 SFP+ Ctrl w/Analog RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| DS1873T+T&R | 制造商:Maxim Integrated Products 功能描述:5X5 TQFN SFP+ CTRL W/ANALOG - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC CTLR SFP+ ANLG LDD 28-TQFN |
| DS1873T+T&R | 功能描述:ADC / DAC多通道 SFP+ Ctrl w/Analog RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| DS1873T+TR | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:SFP+ Controller with Analog LDD Interface |
| DS1874 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:SFP+ Controller with Digital LDD Interface |
发布紧急采购，3分钟左右您将得到回复。