- 您现在的位置：买卖IC网 > PDF目录1915 > DS26900LN+ (Maxim Integrated Products)IC JTAG MUX/SWITCH 144-LQFP PDF资料下载
参数资料
| 型号： | DS26900LN+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 3/49页 |
| 文件大小： | 0K |
| 描述： | IC JTAG MUX/SWITCH 144-LQFP |
| 标准包装： | 90 |
| 系列： | * |
| 功能： | * |
| 电压电源： | 单电源 |
| 电压 - 电源，单路/双路(±)： | 3.14 V ~ 3.47 V |
| 电流 - 电源： | * |
| 工作温度： | * |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-LQFP（20x20） |
| 包装： | 托盘 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
__________________________________________________________________________________________DS26900
11
NAME
PIN
TYPE
FUNCTION
SSPI4
8
O
Selected Secondary Port Indicator Bit 4 (Active Low). Along with pins
SSPI3,
SSPI2, SSPI1, and SSPI0, this pin provides a hardware indication of the selected
secondary port. See Table 7-2 for more information.
SSPI3
9
O
Selected Secondary Port Indicator Bit 3 (Active Low). Along with pins
SSPI4,
SSPI2, SSPI1, and SSPI0, this pin provides a hardware indication of the selected
secondary port. See Table 7-2 for more information.
SSPI2
10
O
Selected Secondary Port Indicator Bit 2 (Active Low). Along with pins
SSPI4,
SSPI3, SSPI1, and SSPI0, this provides a hardware indication of the selected
secondary port. See Table 7-2 for more information.
SSPI1
11
O
Selected Secondary Port Indicator Bit 1 (Active Low). Along with pins
SSPI4,
SSPI3, SSPI2, and SSPI0, this pin provides a hardware indication of the selected
secondary port. See Table 7-2 for more information.
SSPI0
12
O
Selected Secondary Port Indicator Bit 0 (Active Low). Along with pins
SSPI4,
SSPI3, SSPI2, and SSPI1, this pin provides a hardware indication of the selected
secondary port. See Table 7-2 for more information.
GPIO[3]
14
Ipd/O
General-Purpose Input/Output Bit 3. (Internal 20k
Pulldown) This pin is a general-
purpose input/output, which can be read or driven via a register bit. This pin is in input
mode after a global reset.
GPIO[2]
15
Ipd/O
General-Purpose Input/Output Bit 2. (Internal 20k
Pulldown) This pin is a general-
purpose input/output, which can be read or driven via a register bit. This pin is in input
mode after a global reset.
GPIO[1]
16
Ipd/O
General-Purpose Input/Output Bit 1. (Internal 20k
Pulldown) This pin is a general-
purpose input/output, which can be read or driven via a register bit. This pin is in input
mode after a global reset.
GPIO[0]
17
Ipd/O
General-Purpose Input/Output Bit 0. (Internal 20k
Pulldown) This pin is a general-
purpose input/output, which can be read or driven via a register bit. This pin is in input
mode after a global reset.
RST
33
Ipu
Global Reset (Active Low). (Internal 10k
Pullup) A low state on this pin provides
an asynchronous reset for global registers and logic.
RST should be tied high for
normal operation.
TEST
62
Ipu
Test Enable (Active Low). (Internal 10k
Pullup) Factory test input. TEST must be
tied high or unconnected for normal operation.
HIZ
143
I
Output High-Impedance Enable (Active Low). When this pin is asserted low,
internal pullup and pulldown resistors are disabled, all outputs are put into high-
impedance mode, and master request inputs (
EREQ, TMREQ1, TMREQ2) are
disabled.
PTRST must also be asserted logic 0.
M[1]
141
Ipd
Mode Select Bit 1. (Internal 20k
Pulldown) Selects mode of operation of the device
(Single-Package, Cascade-Master, Cascade-Extension, or Deselect.
M[0]
142
Ipd
Mode Select Bit 0. (Internal 20k
Pulldown) Selects mode of operation of the device
(Single-Package, Cascade-Master, Cascade-Extension, or Deselect).
MCI
34
O
Master Conflict Indicator (Active Low). Indicates that more than one device is
requesting to be master.
Asserted low when more than one of the
EREQ, TMREQ1, or TMREQ2 signals is
asserted low.
DPDV
96
O
Deselected Port Data Value. This pin directly indicates the state of the DPDV bit in
the Device Configuration Register (DCR).
PTCK
40
I
Periphery JTAG Chain Test Clock. This input must be driven to a logic level during
normal operation.
PTDI
39
I
Periphery JTAG Chain Serial Data Input. This input must be driven to a logic level
during normal operation.
PTDO
38
O
Periphery JTAG Chain Serial Data Out
相关PDF资料 |
PDF描述 |
|---|---|
| DS275E/T&R | IC TXRX LINE-PWR RS232 14-TSSOP |
| DS276S | IC TXRX LOW POWER RS-232 8-SOIC |
| DS2890P-000+T&R | IC POT DIGITAL 1-WIRE 100K 6TSOC |
| DS28CM00R-A00+T | IC SILICON SERIAL NUMBER SOT23-5 |
| DS30EA101SQE/NOPB | IC CABLE EQUALIZER 16LLP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS26900LN+ | 功能描述:多路器开关 IC JTAG MUX RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻（最大值）:7 Ohms 开启时间（最大值）: 关闭时间（最大值）: 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16 |
| DS26900N+ | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:JTAG Multiplexer/Switch |
| DS26C31 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:CMOS QUAD TRI-STATE DIFFERENTIAL LINE DRIVER |
| DS26C31 DIE | 制造商:Texas Instruments 功能描述: |
| DS26C31_BBA3026X WAF | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。