__________________________________________________________________________________________DS26900
8
NAME
PIN
TYPE
FUNCTION
TMS1
24
Ipd/O
Test Master 1 Test Port Test Mode Select
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 20k pulldown resistor is connected to this pin.
TMREQ1
19
Ipu
Test Master 1 Master Request (Active Low). (Internal 10k
Pullup) When EREQ is
inactive and
TMREQ1 is active, this pin selects the test master port 1 as the master.
When switching
TMREQ1, none of the master clocks should be toggling.
MGNT1
18
O
Master Grant 1 (Active Low). Asserted low when Test Master 1 is the arbitrated
master.
TCK2
30
Ipd/O
Test Master 2 Test Port Clock
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 20k pulldown resistor is connected to this pin.
TDI2
28
Ipu/O
Test Master 2 Test Port Serial Data Input
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 10k pullup resistor is connected to this pin.
TDO2
29
I/O
Test Master 2 Test Port Serial Data Out
Master Mode = Output
Slave Mode = Input
When PREN = VDD, an internal 10k pullup resistor is connected to this pin.
TRST2
31
Ipu/O
Test Master 2 Test Port Test Reset (Active Low). Asserting this pin low (when
master) puts the DS26900 into configuration mode, allowing access to the Switch
TAP Controller. Toggling
TRST2 when not the arbitrated master has no effect. This
pin does not directly affect secondary port resets.
Master Mode =
TRST2 Input
Slave Mode =
TRST2 Output
When PREN = VDD, an internal 10k pullup resistor is connected to this pin.
TMS2
32
Ipd/O
Test Master 2 Test Port Test Mode Select
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 20k pulldown resistor is connected to this pin.
TMREQ2
27
Ipu
Test Master 2 Master Request (Active Low) (Internal 10k
Pullup) When EREQ
and
TMREQ1 are inactive and TMREQ2 is active, this pin selects the test master
port 2 as the master. When switching
TMREQ2, none of the master clocks should be
toggling.
MGNT2
25
O
Master Grant 2 (Active Low). Asserted low when Test Master 2 is the arbitrated
master.
STCK1
91
O
Secondary Port 1 Test Clock
STDI1
92
O
Secondary Port 1 Serial Data In
STDO1
93
Ipu
Secondary Port 1 Serial Data Out (Internal 10k
Pullup)
STRST1
90
O
Secondary Port 1 Test Reset (Active Low)
STMS1
89
O
Secondary Port 1 Test Mode Select (Internal 20k
Pulldown)
STCK2
86
O
Secondary Port 2 Test Clock
STDI2
87
O
Secondary Port 2 Serial Data Input
STDO2
88
Ipu
Secondary port 2 Serial Data Out (Internal 10k
Pullup)
STRST2
85
O
Secondary Port 2 Test Reset (Active Low)