- 您现在的位置：买卖IC网 > Datasheet目录322 > DS28E04S-100+T (Maxim Integrated Products)IC EEPROM 4KBIT 16SOIC Datasheet资料下载
参数资料
| 型号： | DS28E04S-100+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 21/37页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 4KBIT 16SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 4K (256 x 16) |
| 接口： | 1 线 串行 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
DS28E04-100: 4096-Bit 1-Wire Addressable EEPROM with PIO
PIO ACCESS WRITE [5Ah]
The PIO Access Write command is the only way to write to the PIO output-latch state register (address 0221h),
which controls the open-drain output transistors of the PIO channels. In an endless loop, this command first writes
new data to the PIO and then reads back the PIO status. The implicit read-after-write can be used by the master for
status verification. A PIO Access Write can be terminated at any time with a 1-Wire Reset. The state of the POL pin
does not affect this command.
After the command code, the master transmits a byte that determines the new state of the PIO output transistors.
The first (least significant) bit is associated to P0; the next bit affects P1. The other 6 bits of the new state byte do
not have corresponding PIO pins. These bits should always be transmitted as "1"s. To switch the output transistor
off (nonconducting) the corresponding bit value is 1. To switch the transistor on, that bit needs to be 0. This way the
data byte transmitted as the new PIO output state arrives in its true form at the PIO pins. To protect the
transmission against data errors, the master must repeat the new PIO byte in its inverted form. Only if the
transmission was error-free does the PIO status change. The actual PIO transition to the new state occurs with a
delay of t REH + x from the rising edge of the MS bit of the inverted PIO byte, as shown in Figure 11. The value of "x"
is approximately 0.2μs. To inform the master about the successful change of the PIO status, the DS28E04-100
transmits a confirmation byte with the data pattern AAh. After the MS bit of the confirmation byte is transmitted, the
DS28E04-100 samples the status of the PIO pins, as shown in Figure 10, and sends it to the master. Depending on
the data the master can either continue writing more data to the PIO or issue a 1-Wire reset to end the command.
Figure 11. PIO Access Write Timing Diagram
Example - Old State = FEh, New state = FDh
MS 2 bits of inverted
new-state byte
LS 2 bits of confir-
mation byte (AAh)
IO
V TH
t REH +x
PIO
FEh
FDh
PIO ACCESS PULSE [A5h]
As a convenient alternative to using PIO Access Write, the PIO Access Pulse command generates a self-timed
pulse on the selected PIO outputs. The polarity of the pulse is determined by the state of the POL pin. If POL = 1,
the pulse is negative (active low) and vice versa. The PIO Access Pulse command is accepted only if the device is
V CC powered.
After the command code the master transmits a selection mask that specifies the PIO at which the pulse is to be
generated. A PIO is selected if the corresponding bit in the selection mask is a "1". The first (least significant) bit is
associated to P0; the next bit affects P1. The other 6 bits of the selection mask do not have corresponding PIO
pins. These bits should always be transmitted as "1"s. To protect the transmission against data errors, the master
must repeat the selection mask in its inverted form. Only if the transmission was error-free does the pulse occur.
The pulse begins with a delay of t REH + x from the rising edge of the MS bit of the inverted selection mask, as
shown in Figure 12. The value of "x" is approximately 0.2μs. To inform the master about the successful pulse
generation, the DS28E04-100 transmits a confirmation byte with the data pattern AAh. While the last bit of the
confirmation byte is transmitted, the DS28E04-100 samples the status of the PIO pins, as shown in Figure 10, and
sends it to the master. Now the master can issue a 1-Wire reset to exit the command flow. This does not terminate
the pulse on a PIO pin.
21 of 37
相关PDF资料 |
PDF描述 |
|---|---|
| DS28EC20+T | IC EEPROM 20KBIT TO92-3 |
| DS301X | KWIK-CHG DESIGNATION STRIP SGL |
| DS3030W-100# | IC NVSRAM 256KBIT 100NS 256BGA |
| DS3045W-100# | IC NVSRAM 1MBIT 100NS 256BGA |
| DS3050W-100# | IC NVSRAM 4MBIT 100NS 256BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS28E04S-224-BB+T | 制造商:Maxim Integrated Products 功能描述:- Tape and Reel |
| DS28E05P+ | 功能描述:电可擦除可编程只读存储器 1W 1KB FTP MEMORY TSOC RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| DS28E05P+T | 功能描述:电可擦除可编程只读存储器 1W 1KB FTP MEMORY TSOC RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| DS28E05R+T | 功能描述:电可擦除可编程只读存储器 1-Wire 112-BYTE 电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| DS28E10 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:1-Wire SHA-1 Authenticator Irreversible Write Protection |
发布紧急采购，3分钟左右您将得到回复。