参数资料
型号: DS3120N
厂商: Maxim Integrated Products
文件页数: 122/133页
文件大小: 0K
描述: IC FRAMER T1 28-CHANNEL IND
标准包装: 1
控制器类型: T1 调帧器
接口: 并行/串行
电源电压: 2.97 V ~ 3.63 V
电流 - 电源: 300mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 316-BGA
包装: 管件
DS3112
89 of 133
Bit 5: Transmit HDLC Reset (THR). A zero to one transition will reset the Transmit HDLC controller. Must be
cleared and set again for a subsequent reset. A reset will flush the current contents of the transmit FIFO and cause
one FEh abort sequence (7 ones is a row) to be sent followed by either 7Eh (flags) or FFh (idle) until a new packet
is initiated by writing new data (at least 2 bytes) into the FIFO.
Bit 6: Receive HDLC Reset (RHR). A zero to one transition will reset the Receive HDLC controller. Must be
cleared and set again for a subsequent reset. A reset will flush the current contents of the receive FIFO and cause
the receive HDLC controller to begin searching for a new incoming HDLC packet.
Bit 8: Transmit Invert Data (TID). The control bit determines whether all of the data from the HDLC controller
(including flags and CRC checksum) will be inverted after processing.
0 = do not invert data (normal operation)
1 = invert all data
Bit 9: Receive Invert Data (RID). The control bit determines whether all of the data into the HDLC controller
(including flags and CRC checksum) will be inverted before processing.
0 = do not invert data (normal operation)
1 = invert all data
Bits 10 to 12: Transmit Low Watermark Select Bits (TLWMS0 to TLWMS2). These control bits determine
when the HDLC controller should set the TLWM status bit in the HDLC Status Register (HSR). When the transmit
FIFO contains less than the number of bytes configured by these bits, the TLWM status bit will be set to a one.
TLWMS2
TLWMS1
TLWMS0
TRANSMIT LOW
WATERMARK (bytes)
0
16
0
1
48
0
1
0
80
0
1
112
1
0
144
1
0
1
176
1
0
208
1
240
Bits 13 to 15: Receive High Watermark Select Bits (RHWMS0 to RHWMS2). These control bits determine
when the HDLC controller should set the RHWM status bit in the HDLC Status Register (HSR). When the receive
FIFO contains more than the number of bytes configured by these bits, the RHWM status bit will be set to a one.
RHWMS2
RHWMS1
RHWMS0
RECEIVE HIGH
WATERMARK (bytes)
0
16
0
1
48
0
1
0
80
0
1
112
1
0
144
1
0
1
176
1
0
208
1
240
相关PDF资料
PDF描述
DS31256+ IC CTRLR HDLC 256-CHANNEL 256BGA
DS3141+ IC FRAMER DS3/E3 SNGL 144CSBGA
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
相关代理商/技术参数
参数描述
DS3121 功能描述:IC TGATOR T1-T3 AGGREGATOR RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
DS3121N 功能描述:IC TGATOR T1-T3 AGGREGATOR IND RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
DS31256 功能描述:输入/输出控制器接口集成电路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
DS31256+ 功能描述:输入/输出控制器接口集成电路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
DS31256B 功能描述:输入/输出控制器接口集成电路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray