参数资料
型号: DS3120N
厂商: Maxim Integrated Products
文件页数: 124/133页
文件大小: 0K
描述: IC FRAMER T1 28-CHANNEL IND
标准包装: 1
控制器类型: T1 调帧器
接口: 并行/串行
电源电压: 2.97 V ~ 3.63 V
电流 - 电源: 300mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 316-BGA
包装: 管件
DS3112
90 of 133
Register Name:
RHDLC
Register Description:
Receive HDLC FIFO
Register Address:
82h
Bit #
7
6
5
4
3
2
1
0
Name
D7
D6
D5
D4
D3
D2
D1
D0
Default
Bit #
15
14
13
12
11
10
9
8
Name
PS1
PS0
CBYTE
OBYTE
Default
Note 1: When the CPU bus is operated in the 8-bit mode (CMS = 1), the host should always read the lower byte (bits 0 to 7) first followed by
the upper byte (bits 8 to 15). Bits that are underlined are read-only; all other bits are read-write.
Note 2: Packets with three or fewer bytes (including the CRC FCS) in between flags are invalid and the data that appears in the FIFO in
such instances is meaningless. If only one byte is received between flags, then both the CBYTE and OBYTE bits will be set. If two bytes are
received, then OBYTE will be set for the first one received and CBYTE will be set for the second byte received. If three bytes are received,
then OBYTE will be set for the first one received and CBYTE will be set for the third byte received. In all of these cases, the packet status
will be reported as PS0 = 0/PS1 = 1 and the data in the FIFO should be ignored.
Bits 0 to 7: Receive FIFO Data (D0 to D7). Data from the Receive FIFO can be read from these bits. D0 is the
LSB and is received first while D7 is the MSB and is received last.
Bit 8: Opening Byte (OBYTE). This bit will be set to a one when the byte available at the D0 to D7 bits from the
Receive FIFO is the first byte of a HDLC packet.
Bit 9: Closing Byte (CBYTE). This bit will be set to a one when the byte available at the D0 to D7 bits from the
Receive FIFO is the last byte of a HDLC packet whether the packet is valid or not. The host can use the PS0 and
PS1 bits to determine if the packet is valid or not.
Bits 10 and 11: Packet Status Bits 0 and 1 (PS0 and PS1). These bits are only valid when the CBYTE bit is set
to a one. These bits inform the host of the validity of the incoming packet and the cause of the problem if the
packet was received in error.
PS1
PS0
PACKET
STATUS
REASON FOR INVALID RECEPTION OF THE PACKET
0
Valid
0
1
Invalid
Corrupt CRC
1
0
Invalid
Incoming packet was either too short (three or fewer bytes including the CRC) or
did not contain an integral number of octets
1
Invalid
Abort sequence detected
相关PDF资料
PDF描述
DS31256+ IC CTRLR HDLC 256-CHANNEL 256BGA
DS3141+ IC FRAMER DS3/E3 SNGL 144CSBGA
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
相关代理商/技术参数
参数描述
DS3121 功能描述:IC TGATOR T1-T3 AGGREGATOR RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
DS3121N 功能描述:IC TGATOR T1-T3 AGGREGATOR IND RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
DS31256 功能描述:输入/输出控制器接口集成电路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
DS31256+ 功能描述:输入/输出控制器接口集成电路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray
DS31256B 功能描述:输入/输出控制器接口集成电路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray