参数资料
型号: EP20K600EFC1020-1ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 29/114页
文件大小: 1623K
代理商: EP20K600EFC1020-1ES
Altera Corporation
21
APEX 20K Programmable Logic Device Family Data Sheet
Figure 9. APEX 20K Interconnect Structure
A row line can be driven directly by LEs, IOEs, or ESBs in that row.
Further, a column line can drive a row line, allowing an LE, IOE, or ESB to
drive elements in a different row via the column and row interconnect.
The row interconnect drives the MegaLAB interconnect to drive LEs,
IOEs, or ESBs in a particular MegaLAB structure.
A column line can be directly driven by LEs, IOEs, or ESBs in that column.
A column line on a device’s left or right edge can also be driven by row
IOEs. The column line is used to route signals from one row to another. A
column line can drive a row line; it can also drive the MegaLAB
interconnect directly, allowing faster connections between rows.
Figure 10 shows how the FastTrack Interconnect uses the local
interconnect to drive LEs within MegaLAB structures.
MegaLAB
I/O
MegaLAB
I/O
MegaLAB
I/O
Column
Interconnect
Column
Interconnect
Row
Interconnect
相关PDF资料
PDF描述
EP20K600EFC1020-1X FPGA
EP20K600EFC1020-2 FPGA
EP20K600EFC1020-2ES FPGA
EP20K600EFC1020-2X FPGA
EP20K600EFC1020-3ES FPGA
相关代理商/技术参数
参数描述
EP20K600EFC1020-1X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA